Class Load

Syllabus & tentative schedule outline the workload for this semester. This is a very busy class. Every week will require <u>AT LEAST 10 HOURS</u> of outside studying to pass class.

ECE3700 + ECE2280 = Very busy semester - Organize your time!

How can you survive??

- 1. Easiest way to get through school is to actually learn and try to retain what you are asked to learn.
 - Even if you're too busy, don't lose your good study practices. What you "just get by" on today will cost you later.
 - Don't fall for the "I'll never need to know this" trap. Sure, much of what you learn you may not use, but some you will need, either in the current class, or future classes, or maybe sometime in your career. Don't waste time second-guessing the curriculum, It'll still be easier to just do your best to learn and retain.
- 2. Don't fall for the "traps".
 - Homework answers, Extra problem solutions, Posted solutions, Lecture notes.
- 3. KEEP UP! Use calendar.
- 4. Make "PERMANENT NOTES" after you've finished a subject and feel that you know it.


REVIEW:

- KVL, KCL, OHM'S LAW, THEVENIN EQUIVALENCE, OPAMPS
 - a. Derive an expression for I_1 . The expression must not contain more than the circuit parameters α , V_a , R_1 , and R_2 . (Make sure to eliminate V_2 from the answer) ($\alpha \neq 1$)

$$\begin{array}{c} \text{Voltage}: + \ll V_2 - V_a - V_2 = 0\\ \text{loop} \\ V_2 (\ll -1) = Va\\ V_2 = \frac{Va}{(\alpha - 1)} \\ \end{array}$$

$$\begin{array}{c} \text{Value} \\ \text{Value$$

Derive an expression for v_1 . The expression must not contain more than the circuit parameters V_a , i_a , R_1 , R_2 , R_3 , and R_4 . (Hint: It is not just a simple voltage divider)



<u>Thevinen Equivalence:</u>

CASE 1: Thevenin Equivalent (circuit with only independent sources)

- Step 1. Turn off all independent sources. (This means V=0 (short) and I=0 (open))
- Step 2. Rth=equivalent R seen between the two desired nodes a-b.
- Step 3. Vth= open circuit voltage between a-b.

CASE 2: Thevenin Equivalent (circuit with dependent sources)

Step 1. Calculate the open circuit voltage, Vth.

Step 2. Calculate Rth. Use only one of the methods below:

Method 1: TEST SOURCE

(a) Remove all independent sources.

(b) Apply a voltage source *Vtest* between *a-b* and determine the resulting current *Itest*. {OR apply a current source *Itest* between *a-b* and determine the resulting voltage *Vtest*. Using 1V or 1A as the value of the applied test sources allow easy multiplication or division)


(c) Rth=Vtest/Itest

Method 2: SHORT CIRCUIT


(a) Short circuit between a-b and find Isc, short circuit current.

(b) $R_{Th} = Vth/Isc$


Example, Case 1: (independent sources) Find Thevenin across R2(Removing R2 from the circuit).



- (a) Remove all independent sources.
- (b) Apply a test source (Itest in this case). Analyze circuit for Vtest=Vo in this case.





Step 2: Method 2: SHORT CIRCUIT



SAME


Note: Use of the Isc is sometimes easier than the test source. Suggest trying that method first. Both method's can be used to "check" the other one.





Example #4

Given $V_g=6.25$ mV, find V_o . Find the Thevenin equivalent between terminals a-b.



Vth = Vo -> Therefore find Vo:

$$V_{0} = (50 \pm 11 \text{ 12.5.2}) \cdot (-50 \text{ i}_{2}) = -500 \text{ i}_{2} \qquad \text{find 29.} \\ \frac{50 \cdot 12.5}{12.5 + 50} = 10 \text{ A}.$$


$$\Rightarrow \dot{L}_{2} = \frac{V_{i}}{100} = -\frac{20i}{20i} \cdot (251100) = -\frac{20i}{100} \cdot \frac{25 \cdot 100}{100 + 25} = -4i_{0} - \frac{100}{100} + \frac{100}{100}$$

$$\Rightarrow \dot{L}_{1} = \frac{V_{3}}{(10+40)} = \frac{6.25m}{50} = \cdot 125m - \frac{N_{0}}{125m} - \frac{N_{0}}{100} \frac{N_$$

$$l_{a} = -4l_{1} = -4(.125m) = -.5m$$

 $V_{\text{H}} = V_{a} = -.500 l_{2} = +.500(+.5) = .250V.$

Dr. Rasmussen



From the analysis for Vth (above). Vth=-500i2 Isc=-50i2 so

Rth=-500i2/-50i2=10ohm

(note that for this circuit configuration, it appears that the output R (Rth) that the "top" of the dependent current source looks like an "open" so that the equivalent R is 50||12.5=10 ohm).

Signals

A DC (direct current) signal refers to a fixed voltage whose polarity never reverses. {Ex. 5V,-15V}

An *AC* (alternating current) occurs when charge carriers periodically reverse their direction of movement. {Ex. Sinusoid => 5sin(10t), Square Waves, Sawtooth-shaped}

- The voltage of an AC power source changes from instant to instant in time.
- Wall plug is AC with a frequency of 60 hertz and 120V 120 * (1.414) reach up here
 - \circ 120*(1.414) peak value
- RMS value = peak value/ $\sqrt{2}$


Real signals such as your voice, environmental sensors, etc. are time-varying voltages or currents that carry information.

- Transducers transform one form of energy into another:
 - Ex: Microphone, Camera, Thermistor or other thermal sensor, Potentiometer, Light sensor, Computer, etc.
- Sine waves are "pretend" signals
 - Although sine waves are not *real* signals, we use them to simulate signals all the time, both in calculations and in the lab. This makes sense because all signals can be thought of as being made up of a spectrum of sine waves.

These types of signals can be hard to characterize mathematically. If a signal is periodic but arbitrary in amplitude, recall that it can be expressed by the Fourier series(a series of sinewaves of different frequencies and amplitudes).

Example #5

Sketch the following waveforms. Identify the dc component of the waveform and the ac component of the waveform.



Sine wave:

8

Time domain: Frequency domain: v(t)t (ms) 0 1 25 2.5 3 75 200 400 (Hz) $V_{RMS} = \frac{10 V}{\sqrt{2}}$ f = 200 · Hz $f := \frac{1}{T}$ amplitude := 10 V $\omega := 2 \cdot \pi \cdot f$ $T := 5 \cdot ms$ Example #6 С R_1 When analyzing a time dependent element(capacitors), translate into frequency domain => $C = \frac{1}{iwC} = \frac{1}{sC}$ and then analyze the 10Ω 10nF circuit using normal circuit analysis techniques. Analyze the circuit $V_{\dot{z}}$ Vo 20Ω R_2 to the right to find the transfer function $\frac{Vo}{Vi}$. Solve the circuit 20Ω R₃ symbolically first (with R₁, R₂, R₃, C) and then plug in their values. Get Ven, Rth + $R_{\text{th}} = R_1 ||R_3|$ $V_{lh} = \frac{\kappa_3 \cdot v_L}{R_3 + R_1}$ $R_{th} = \frac{\kappa_3}{\kappa_5}$ R3 R2 $= \frac{20(10n)s(20)}{(10+20)(26.157\cdot10n\cdot s+1)}$ $\frac{(133n)\cdot S}{(21n^{1},7n^{1},c+1)}$ 4×106.5 30 (206.7v ł

What does this equation mean? By substituting $s=j\omega$ in the above equation. The magnitude of the equation is:

$$\left|\frac{133n(\omega)j}{(266.7n(\omega)j+1)}\right| = \frac{|133n(\omega)j|}{|(266.7n(\omega)j+1)|} = \frac{133n(\omega)}{\sqrt{(266.7n(\omega))^2 + 1^2}}$$

Dr. Rasmussen

Spring 2011

This magnitude can now be graphed with the x-axis as ω and the y axis as the calculated value. This is one of the graphs used for the Bode plots. To plot this, an understanding of dB is needed.

Decibels

Your ears respond to sound logarithmically, both in frequency and in intensity. Musical octaves are in ratios of two. "A" in the middle octave is 220 Hz, in the next, 440 Hz, then 880 Hz, etc... It takes about ten times as much power for you to sense one sound as twice as loud as another.

10x power~ 2x loudness Power ratio expressed in bels = $\log \left(\frac{P_2}{P_1}\right)$ bels The bel is named for Alexander Graham Bell. A bel is such a 10x ratio of power.

It is a logarithmic expression of a unitless ratio (like gain).

The bel unit is never actually used, instead we use the decibel (dB, 1/1th of a bel).

Power ratio expressed in dB = $10 \cdot \log\left(\frac{P_2}{P_1}\right)$ dB dB are also used to express voltage and current ratios, which related to power when squared. $P = \frac{V^2}{P} = I^2 \cdot R$

Voltage ratio expressed in dB = $10 \cdot \log \left(\frac{V_2^2}{V_1^2} \right) dB = 20 \cdot \log \left(\frac{V_2}{V_1} \right) dB$ These are the most common formulas used Current ratio expressed in dB = $20 \log \left(\frac{I_2}{I_1}\right) dB$ s dB

Some common ratios expressed as

$$20 \cdot \log\left(\frac{1}{\sqrt{2}}\right) = -3.01 \cdot dB \qquad 10^{-\frac{3}{20}} = 0.708 \qquad 20 \cdot \log\left(\sqrt{2}\right) = 3.01 \cdot dB \qquad 10^{-\frac{3}{20}} = 1.413$$

$$20 \cdot \log\left(\frac{1}{2}\right) = -6.021 \cdot dB \qquad 10^{-\frac{6}{20}} = 0.501 \qquad 20 \cdot \log(2) = 6.021 \cdot dB \qquad 10^{-\frac{6}{20}} = 1.995$$

$$20 \cdot \log\left(\frac{1}{10}\right) = -20 \cdot dB \qquad 10^{-\frac{20}{20}} = 0.1 \qquad 20 \cdot \log(10) = 20 \cdot dB \qquad 10^{-\frac{20}{20}} = 10$$


$$20 \cdot \log\left(\frac{1}{100}\right) = -40 \cdot dB \qquad 10^{-\frac{40}{20}} = 0.01 \qquad 20 \cdot \log(100) = 40 \cdot dB \qquad 10^{-\frac{40}{20}} = 100$$

We will use dB fairly commonly in this class, especially when talking about frequency response curves.

Example #7

The frequency domain expression for the output over the input of a circuit is solved to be $\frac{\text{output}}{\text{input}} = \frac{10^5 (s+5)}{(s+1)(s+5000)}$ Substitute s=j ω into the above equation and calculate the magnitude(dB) and phase (degrees). Plug in values for ω equal to 10^{-1} , 0.8, 0.9, 10^{-0} , 2, 3, 4, 5, 6, 7, 10^{1} , 10^{2} , 10^{3} , 3000, 4000, 5000, 6000, 7000, 10⁴, 10⁵ rad/sec and plot these values on a semilog graph for both magnitude and phase. Recall that magnitude, $|a+bj| = \sqrt{a^2 + b^2}$ and the phase, $\angle (a+bj) = \tan^{-1}(\frac{b}{a})$ Magnitude: $\left| \frac{\text{output}}{\text{input}} \right| = \left| \frac{10^5 (j\omega + 5)}{(j\omega + 1)(j\omega + 5000)} \right| = \frac{\left| 10^5 \right| (j\omega + 5) \right|}{\left| (j\omega + 1) \right| (j\omega + 5000) \right|} = \frac{\sqrt{(10^5)^2 + 0^2} \sqrt{5^2 + \omega^2}}{(\sqrt{1^2 + \omega^2})^* (\sqrt{5000^2 + \omega^2})}$ Phase: $\angle \left(\frac{\text{output}}{\text{input}}\right) = \angle \left(\frac{10^5(j\omega+5)}{(j\omega+1)(j\omega+5000)}\right) = \frac{\angle 10^5 * \angle (j\omega+5)}{\angle (j\omega+1) * \angle (j\omega+5000)} =$ =0+tan⁻¹($\frac{\omega}{5}$)-tan⁻¹($\frac{\omega}{1}$)-tan⁻¹($\frac{\omega}{5000}$) {@ ω =0.1rad/sec => magnitude=99.5V/V=20*log(99.5V/V)=39.96dB; phase=0+1.15-5.7-0.001=-4.6 degrees


Dr. Rasmussen



Frequency response

The "response" of a system or circuit is the output for a given input.

A "transfer function" is a mathmatical description of how the output is related to the input.



<u>output</u> or... Transfer function = input

No real system or circuit treats all frequencies the same, so all real transfer functions are functions of frequency.

Transfer function = $H(\omega)$ or H(f) or, Transfer function = H(s)


The transfer function can be used to describe the "frequency response" of a circuit. That is, how does the circuit respond to inputs of different frequencies.

Bode Plots

- 2 plots both have logarithm of frequency on x-axis
 - y-axis magnitude of transfer function, H(s), in dB 0
 - y-axis phase angle, in degrees 0

The plot can be used to interpret how the input affects the output in both magnitude and phase over frequency. To sketch the graphs, the circuit is first analyzed to find output/input (transfer function). This equation is used as the basis for the plots. The equation is analyzed for magnitude and phase as shown in the previous example (#5)

Dr. Rasmussen



"Block diagram"

Spring 2011

MAGNITUDE PLOT:

1) Determine the Transfer Function of the system:

$$H(s) = \frac{K(s+z_1)(s+z_2)\cdots}{(s+p_1)(s+p_2)\cdots}$$

2) Rewrite it by factoring both the numerator and denominator into the standard form

$$H(s) = \frac{Kz_1 z_2 \cdots (\frac{s}{z_1} + 1)(\frac{s}{z_2} + 1) \cdots}{p_1 p_2 \cdots (\frac{s}{p_1} + 1)(\frac{s}{p_2} + 1) \cdots}$$

where the z s are called zeros and the p s are called poles.

3) Replace s with $j\omega$. Then find the <u>Magnitude</u> of the Transfer Function.

$$H(jw) = \frac{Kz_1z_2\cdots(\frac{jw}{z_1}+1)(\frac{jw}{z_2}+1)\cdots}{p_1p_2\cdots(\frac{jw}{p_1}+1)(\frac{jw}{p_2}+1)\cdots}$$

If we take the log_{10} of this magnitude and multiply it by 20 it takes on the form of

$$20 \log_{10} (H(jw)) = 20 \log_{10} \left(\frac{K z_1 z_2 \cdots (jw/z_1 + 1)(jw/z_2 + 1) \cdots}{p_1 p_2 \cdots (jw/p_1 + 1)(jw/z_2 + 1) \cdots} \right) =$$

$$20\log_{10}|K| + 20\log_{10}|z_1| + 20\log_{10}|z_2| + \dots + 20\log_{10}|\binom{jw}{z_1} + 1| + 20\log_{10}|\binom{jw}{z_2} + 1| + \dots - 20\log_{10}|p_1|$$

$$-20\log_{10}|p_2|-\cdots-20\log_{10}|\binom{jw}{z_1}+1|-20\log_{10}|\binom{jw}{z_2}+1|-\cdots$$

$$Recall => log(a*b) = log(a)+log(b)$$
 and $log(a/b)=log(a) - log(b)$

You can see from this expression that each term contributes a number to the final value at a specific frequency. Therefore, each of these individual terms is very easy to show on a logarithmic plot. The entire Bode log magnitude plot is the result of the superposition of all the straight line terms. This means with a little practice, we can quickly sketch the effect of each term and quickly find the overall effect. To do this we have to understand the effect of the four different types of terms.


These include: 1) Constant terms
$$K$$

2) Poles and Zeros at the origin $|j\omega|$
3) Poles and Zeros not at the origin $\left|1 + \frac{j\omega}{p_1}\right| \text{ or } \left|1 + \frac{j\omega}{z_1}\right|$

4) Complex Poles and Zeros (not addressed at this time)


Effect of Constant Terms:

Constant terms such as *K* contribute a straight horizontal line of magnitude $20 \log_{10}(K)$ (not dependent on frequency)




Effect of Individual Zeros and Poles at the origin:

A zero at the origin occurs when there is an s or $j\omega$ multiplying the numerator. Each occurrence of this causes a positively sloped line passing through $\omega = 1$ with a rise of 20 db over a decade.




A pole at the origin occurs when there are s or $j\omega$ multiplying the denominator. Each occurrence of this causes a negatively sloped line passing through $\omega = 1$ with a drop of 20 db over a decade.



Effect of Individual Zeros and Poles Not at the Origin

Zeros and Poles **not at the origin** are indicated by the $(1+j\omega/z_i)$ and $(1+j\omega/p_i)$. The values z_i and p_i in each of these expression is called a **break frequency**. Below their break frequency these terms do not contribute to the log magnitude of the overall plot. Above the break frequency, they represent a ramp function of 20 db per decade. Zeros give a positive slope. Poles produce a negative slope.



Before looking at the effect of the 2nd order terms, let's learn how to plot with the three terms already described. We will work several examples where we show how the Bode log magnitude plot is sketched. To complete the **log magnitude vs. frequency plot** of a Bode diagram, **superposition** all the lines of the different terms on the same plot.

PHASE PLOT:

For our original transfer function,

$$H(jw) = \frac{Kz_1z_2\cdots(\frac{jw}{z_1}+1)(\frac{jw}{z_2}+1)\cdots}{p_1p_2\cdots(\frac{jw}{p_1}+1)(\frac{jw}{p_2}+1)\cdots}$$

the cumulative phase angle associated with this function are given by

$$\angle H(jw) = \frac{\angle K \angle z_1 \angle z_2 \cdots \angle (\frac{jw}{z_1} + 1) \angle (\frac{jw}{z_2} + 1) \cdots}{\angle p_1 \angle p_2 \cdots \angle (\frac{jw}{p_1} + 1) \angle (\frac{jw}{p_2} + 1) \cdots}$$

Then the cumulative phase angle as a function of the input frequency may be written as $\angle H(jw) = \angle [K + z_1 + z_2 + \dots - p_1 - p_2 - \dots] + \tan^{-1}(\frac{w}{z_1}) + \tan^{-1}(\frac{w}{z_2}) + \dots - \tan^{-1}(\frac{w}{p_1}) - \tan^{-1}(\frac{w}{p_2}) - \dots$


Once again, to show the phase plot of the Bode diagram, lines can be drawn for each of the different terms. Then the total effect may be found by superposition.

Effect of Constants on Phase:

A positive constant, K>0, has no effect on phase. A negative constant, K<0, will set up a phase shift of $\pm 180^{\circ}$.

Effect of Zeros at the origin on Phase Angle:

Zeros at the origin, *s*, cause a constant +90 degree shift for each zero.



$$\angle TF$$
 ω $\angle \frac{1}{j\omega} = -90$

Effect of Zeros not at the origin on Phase Angle:

Zeros not at the origin, like $\left|1 + \frac{j\omega}{z_1}\right|$, have no phase shift for frequencies **much lower** than z_i , have

_____ -90 deg

a + 45 deg shift at z_1 , and have a +90 deg shift for frequencies **much higher** than z_1 .

$$\angle TF +90 \text{ deg} +45 \text{ deg}$$

$$0.1z_1 +1z_1 +10z_1 +100z_1 = 0$$

$$\text{If } z_1 = 1 => \angle (1+j\omega) = \tan^{-1}\left(\frac{\omega}{1}\right)$$

$$\text{If } \omega = 0.1 => \tan^{-1}(0.1) = 5.7^{\circ}$$

$$\text{If } \omega = 1 => \tan^{-1}(1) = 45^{\circ}$$

$$\text{If } \omega = 10 => \tan^{-1}(10) = 84^{\circ}$$


$$\text{If } \omega = 10 => \tan^{-1}(100) = 89^{\circ}$$

To draw the lines for this type of term, the transition from 0° to $+90^{\circ}$ is drawn over 2 decades, starting at $0.1z_1$ and ending at $10z_1$.

ECE2280 FUNDAMENTALS OF ELECTRICAL ENGINEERING Effect of Poles not at the origin on Phase Angle:

Poles not at the origin, like $\frac{1}{\left|1 + \frac{j\omega}{p_1}\right|}$, have no phase shift for frequencies much lower than p_i ,

have a -45 deg shift at p_1 , and have a -90 deg shift for frequencies **much higher** than p_1 .



To draw the lines for this type of term, the transition from 0° to -90° is drawn over 2 decades, starting at $0.1p_1$ and ending at $10p_1$.

When drawing the phase angle shift for **not-at-the-origin zeros and poles**, first locate the break frequency of the zero or pole. Then start the transition 1 decade before, following a slope of $\pm 45^{\circ}$ /decade. Continue the transition until reaching the frequency one decade past the break frequency.

SUMMARY OF STRAIGHT-LINE APPROXIMATION PROCEDURE STEPS(NO COMPLEX):

(Note that a decade is a **multiple** of 10 - 1, 10, 100, 1000, etc)

1. Rearrange the equation into standard form:

$$H(s) = \frac{Kz_1 z_2 \cdots (\frac{s}{z_1} + 1)(\frac{s}{z_2} + 1) \cdots}{p_1 p_2 \cdots (\frac{s}{p_1} + 1)(\frac{s}{p_2} + 1) \cdots}$$

where K, z_1 , z_2 , etc are all constant values.

2. Determine the poles and zeros.

Note: If there are more than one poles/zeros at the same break frequency(say there are r), just multiply the slope/phase changes by r. (ex. $(1+s/10)^2 =>$ it is a negative zero(numerator) and so it will change the slope by 2*20dB/dec and have a 2*45° slope/dec.

3. Draw the magnitude plot:

a. Determine starting value:

Case 1: No pole or zero at the origin:

starting value =
$$20 \log_{10} \left(\frac{K z_1 z_2 \cdots}{p_1 p_2 \cdots} \right)$$

Case 2: A pole or zero at the origin:

• Pick a frequency value less than the lowest pole or zero value.

Dr. Rasmussen

Plug in the frequency in the standard form equation above and take the magnitude. *This value is for that frequency only.* There is a constant slope going through this point.
 +20dB/dec slope if the location is a zero. -20dB/dec slope if the location is a pole.

b. Begin at the starting point. Start with the slope (0 slope if a constant, +20dB/dec slope if zero at origin, -20dB/dec slope if pole at origin). From left to right, at each zero add +20dB/dec to the current slope and at each pole -20dB/dec. Continue through each frequency.

4. Draw the phase plot:

a. Determine the starting value:

Case 1: No pole or zero at the origin:

If constant>0 then starting value = 0°

If constant<0 then starting value = $\pm 180^{\circ}$

Case 2: A pole or zero at the origin:

starting value = $+90^{\circ}$ if zero at origin

starting value = -90° if pole at origin


b. Label each range of frequency according to the following(suggest putting on graph):
 zero => from 1 decade before frequency to 1 decade after frequency: +45°slope/dec

pole => from 1 decade before frequency to 1 decade after frequency: -45° slope/dec


(eg if ω =10 and is a pole then range is 1< ω <100 with a slope of -45° slope/dec)


c. Look at each frequency range that has a slope. Add all slopes within that region. From left to right: start with starting value and slope of 0, continue until first region of change. Add all slopes within that region. Continue until the end is met. If no slope during a region the slope is constant (0).

ECE2280 FUNDAMENTALS OF ELECTRICAL ENGINEERING <u>Example 8:</u> Sketch the Bode plots for $H(s) = \frac{(s+100)(s+1k)}{(s+10)(s+10k)}$



ECE2280 FUNDAMENTALS OF ELECTRICAL ENGINEERING Example 9: Sketch the transfer function for $H(s) = \frac{100(s+100)(s+10)}{(s^2)(s+10k)}$






Amplifiers


Purpose: a weak signal is produced by a transducer (ex. Microphone) \rightarrow too small for reliable processing, so amplify magnitude, i.e. make it larger v_{out}

Amplifier \rightarrow basic element of analog circuits



Transfer Characteristic: Batteries or power supplies are rarely shown on the schematic.


Signal voltages are assumed to be referenced to ground even if the grounds aren't shown.




The output of all amplifiers are limited by the power supplies. Usually the limits are less than the power voltages.

Output limits, L+_< V+ , L-_> V- (usually)

The output can't go beyond these limits no matter what the input does. If you want to avoid the "clipping" distortion in the output, you have to limit the input (make sure it's within an acceptable range).



Many of the transistor amplifier circuits that we'll see this semester will have DC offsets and will invert the signal.



The signal is considered the AC (changing) part of the waveform and the DC is called "bias" or the "quiescent - point" (Q - point) of the circuit.

_pring 2011


Gainvoltage gain =
$$A_v = \frac{v_{out}}{v_{in}}$$
The two below require a load, otherwise there's no output
current, & no output power.lower -case
letters refer to
signal valuescurrent gain = $\frac{i_{out}}{i_{in}} = \frac{i_{L}}{i_{in}}$ DC: $\frac{V_{OUT}}{v_{IN}}$ is rarely gainpower gain = $\frac{P_{out}}{P_{in}} = \frac{P_{L}}{P_{in}}$ DC: $\frac{v_{OUT}}{v_{IN}}$ is rarely gainpower gain = $\frac{P_{out}}{P_{in}} = \frac{P_{L}}{P_{in}}$

Gains are dimensionless numbers

Gain is just an idealized transfer function.

If only 1 input is shown, assume that other input is grounded.


Two stages



if $A_{v1} = 10$ & $A_{v2} = 4$ then A_{vtc}

 $A_{vtotal} = A_{v1} \cdot A_{v2} = 40$ Same holds

Multiple Stages




Gain expressed as ratios:
$$A_{vtotal} = A_{v1} \cdot A_{v2} \cdot A_{v3}$$

Gain expressed as dB: $A_{vtotal_dB} = A_{v1_dB} + A_{v2_dB} + A_{v3_dB}$
If $A_{v1} := 20$, $A_{v2} := 8$ & $A_{v3} := 4$ then $A_{vtotal} = A_{v1} \cdot A_{v2} \cdot A_{v3} = 640$
 $A_{v1_dB} := 20 \cdot \log(20)$ $A_{v2_dB} := 20 \cdot \log(8)$ $A_{v3_dB} := 20 \cdot \log(4)$ $20 \cdot \log(640) = 56.124 \cdot dB$
 $A_{v1_dB} = 26.021 \cdot dB$ $A_{v2_dB} = 18.062 \cdot dB$ $A_{v3_dB} = 12.041 \cdot dB$
 $A_{vtotal_dB} = A_{v1_dB} + A_{v2_dB} + A_{v3_dB} = 56.124 \cdot dB$


Amplifier Models

Up until now we haven't worried about the currents into and out-of our amplifiers. In reality, any source, including the amplifier, will have a source resistance (F_s or Z_s for the source and F_{out} or Z_{out} for the amp). Also any amplifier will let a little signal current flow in (modeled by an F_{in} or Z_{in}).



At this point, the triangle symbol gets to be a little cumbersome and is dropped.

Basic amplifier model: Voltage amplifier with source and load



Notice the dependent source inside the amplifier


 ${\rm A}_{\,_{\rm VO}}$ $\,$ is the "unloaded" gain or "open-circuit" gain because

 $\mathrm{A_{vo} \cdot v}_{in} \quad \text{would be the output if there were no load resistor (P_L = \infty).}$

Overall gain:
$$\frac{v_{out}}{v_s} = \frac{R_{in}}{R_s + R_{in}} \cdot A_{vo} \cdot \frac{R_L}{R_o + R_L}$$

or, in dB: $20 \cdot \log\left(\frac{v_{out}}{v_s}\right) = 20 \cdot \log\left(\frac{R_{in}}{R_s + R_{in}}\right) + 20 \cdot \log\left(A_{vo}\right) + 20 \cdot \log\left(\frac{R_L}{R_o + R_L}\right)$
 $- dB + dB - dB$


Three stage amplifier



Desirable characteristics

Want R_{in} --> ∞ High input resistance means the amplifier will not load down the source or previous stage.
 Want R_c --> 0 Low output resistance means the amplifier supply lots of current to the load or next stage.
 High R_{in} and low R_c means good current gain. In fact these terms are used much more often than "current gain".
 At higher frequencies it may become more important to match impedances than to maximize R_{in}.& minimize R_c.

Other Amplifier Models



Spring 2011

Procedure for solving ideal op-amp circuits:


1. If the noninverting terminal of the op-amp is at ground potential, then the inverting terminal is at virtual ground. Sum currents at this node, assuming zero current enters the op-amp itself.

2. If the noninverting terminal of the op-amp is not at ground potential, then the inverting terminal voltage is equal to that at the noninverting terminal. Sum currents at the inverting terminal node, assuming zero current enters the op-amp itself.


3. For the ideal op-amp circuit, the output voltage is determined from either step 1 or step 2 above and is independent of any load connected to the output terminal.

Example 12:

For the circuit below, assume an ideal op-amp. Find the currents through all branches and the voltages at all nodes. Since the current supplied by the op amp is greater than the current drawn from the input signal source, where does the additional current come from?



ECE2280 FUNDAMENTALS OF ELECTRICAL ENGINEERING Example 13: Use the following circuit.



You are given: Amp₁ has an $A_{vo}=5$, $R_i=500$, $R_o=12k$

Amp₂ has an $A_{vo}=20$, $R_i=3k$, $R_o=4k$

- (a) Find $A_v = \frac{v_L}{v_s}$ Express your answer as a ratio in dB.
- (b) Evaluate the overall current gain $(\frac{i_L}{i_s})$. Express your answer as a ratio and in dB form.
- (c) Evaluate the overall power gain ($\frac{P_L}{P_s}$). Express your answer as a ratio and in dB form
- (d) If Vs=40mV_{pp}. What is the output voltage (peak-to-peak) at V_L?
- (e) What value would R_o for Amp_2 need to be changed in order to get Av = 4?

1.
$$V_{s} = \frac{1}{2} V_{s} = \frac$$

Spring 2011

Operational Amplifier:

An operational amplifier is basically a complete high-gain voltage amplifier in a small package. Op-amps were originally developed to perform mathematical operations in analog computers, hence the odd name. With the proper external components, the operational amplifier can perform a wide variety of "operations" on the input voltage. It can multiply the input voltage by nearly any constant factor, positive or negative, it can add the input voltage to other input voltages, and it can integrate or differentiate the input voltage. The respective circuits are called amplifiers, summers, integrators, and differentiators. Op-amps are also used to make active frequency filters, current-to-voltage converters, voltage-to-current converters, current amplifiers, voltage comparators, etc. etc.. These little parts are so versatile, useful, handy, and cheap that they're kind of like electronic Lego blocks — although somewhat drably colored.

noninverting input $\stackrel{\bigvee}{\frown}$

inverting input

Op-amp characteristics

An op-amp has two inputs Amplifies the voltage *difference* between those two inputs.

 $\mathbf{v}_{o} = \mathbf{G} \cdot \left(\mathbf{v}_{a} - \mathbf{v}_{b} \right)$

G = voltage gain of the op-amp

G is usually very big > 100,000

The op-amp must be connected to external sources of power, V+ and V-.

The output voltage is limited by the power supply voltages.

V-
$$\leq v_0 \leq V+$$
 (Usually even more limited than this)


If the op amp is in its active region:

Since G is very big, (va - vb) must be very small, in fact the usual assumption is that

Op Amp Configurations:


1. Voltage Follower $\Rightarrow V_o = V_i$


Used as a current amplifier




(a)

٨Þ








3. <u>Inverting amplifier</u> => $v_0 = -\frac{R_2}{R_1} \cdot v_i$ Dr. Rasi

Spring 2011

Vo


 $\vee +$

4. <u>Summer</u> =>



6. Instrumentation Amplifier =>

* This amplifier configuration can have large gain because of the two stages. Lower noise. Typically used for sensors output amplification where the signal is very small.



= gain-bandwidth product


Closed-loop (with negative feedback) Frequency Response

If your op-amp circuit is designed to have a gain of 100 (40dB) then a very good estimate of its frequency response is shown at right. To find the bandwith of your amplifier, you take the gain-bandwith product $\binom{t}{t}$ and divide by the gain of your amp.

$$f_{c} \simeq \frac{A_{o} f_{b}}{G} = \frac{f_{t}}{G}$$

G = ideal gain of amplifier

If you plug A = $\frac{f_t}{j \cdot f}$ into the finite-gain equations on the



gam-bandwiden produce

last page, you'll find that this estimate is exact for a noninverting amplifier, but not quite right for an inverting amplifier.


$$G = 1 + \frac{R_{f}}{R_{1}}$$

$$G = 1 + \frac{R_{f}}{R_{1}}$$

$$G = 1 + \frac{R_{f}}{R_{1}}$$

$$G = \frac{1 + \frac{R_{f}}{R_{1}}}{f_{c} - c}$$

$$G = \frac{R_{f}}{R_{in}}$$



Use the attached datasheet information. Amp1 is a CA3140 and Amp2 is an LM741.


(a) State each amplifiers frequency response transfer function $(V_1/V_{in} \text{ and } V_o/V_1)$

- (b) State the overall transfer function (V_o/V_{in})
- (c) Write the <u>equation</u> to solve for the overall f_{3dB} of the circuit below. {Note you do not need to solve it}


a)
$$Amp 1 \Rightarrow V_{i} = \frac{20}{(1+j_{T}^{2})}$$

 $f_{3dB} = \frac{4MtTz}{(20)} = 200k \leftarrow only for Ampl
 $Amp2 \Rightarrow f_{3dB} = \frac{1M}{(30)} = 33.3k$
 $V_{0} = -\frac{33.3k}{(1+j_{T}^{2})}$
b) $\frac{V_{0}}{Vin} = \frac{-20}{(1+j_{T}^{2})} = \frac{-30}{(1+j_{T}^{2})} = \frac{+600}{(1+j_{T}^{2})}$
 $\frac{1}{(1+j_{T}^{2})} = \frac{-20}{(1+j_{T}^{2})} = \frac{-20}{(1+j_{T}^{2})}$
 $\frac{1}{(1+j_{T}^{2})} = \frac{-20}{(1+j_{T}^{2})} = \frac{-20}{(1+j_{T}^{2})}$
 $\frac{1}{(1+j_{T}^{2})} = \frac{-20}{(1+j_{T}^{2})} = \frac{-30}{(1+j_{T}^{2})}$
 $\frac{1}{(1+j_{T}^{2})} = \frac{-20}{(1+j_{T}^{2})} = \frac{-30}{(1+j_{T}^{2})} = \frac{-20}{(1+j_{T}^{2})}$
 $\frac{1}{(1+j_{T}^{2})} = \frac{-20}{(1+j_{T}^{2})} = \frac{-30}{(1+j_{T}^{2})} = \frac{-20}{(1+j_{T}^{2})} = \frac{-20}{(1+j_$$

Analyze the circuit below to obtain the transfer function, Vo/Vin. Assume ideal opAmp.




Op Amps output voltage can only change so fast. The maximum rate of change is called slew rate (SR) Slew Rate continued v_0



DC Imperfections:


Offset Voltage (Vos) The voltage for the output below should be zero, but almost always is not. The value when both inputs are grounded is called the voltage offset, Vos. To compensate for this offset =>



a fixed voltage can be placed at the input as shown below. Several op amps have an extra terminal in the

package (offset null terminal) that can be adjusted so that the output will read zero when the inputs are both grounded. This value is also affected by temperature and so can not always be compensated.

Input bias currents (I_{B1} , I_{B2} , ave= I_B) The real op amp has currents as seen below. ($V_o = I_{B1} * R_f$)




To reduce input bias current affect=> match impedances seen at each terminal to be the same.


ΟV

٥V

Clipping

All real amplifiers will clip the output signal if the input is too big. Only one part in the model can possible account for the clipping-- a nonlinear A_{vo}.





Clipping level at the output (v_{out}) is less than that of A_{vo} (\pm 10V) because of the R_c, R_L voltage divider.

The maximum allowable
$$v_{in} = \frac{10 \cdot V}{A_{vo}}$$

The maximum allowable v_{s} is greater than this because of the $\rm R_{S},\, \rm R_{in}$ voltage divider.

- **Op Amp Imperfections Summary:**
- 1. Clipping

Increase DC voltage supply (increases power consumption) Decrease input signal

2. Slew Rate

$$f_{max} = \frac{SR}{V_p \cdot 2 \cdot \pi} = \frac{SR}{V_{pp} \cdot \pi}$$

3. Voltage offset

Use external voltage source to compensate

4. Input Bias Current

Match impendances at both inputs

Example 16:

You are given the following characteristics for a real amplifier along with the circuit below.

Op amp Characteristics:


Input offset voltage:	$V_{ios}=4.0mV$	Open-loop gain:	A _o =100dB
Input offset current:	I _{os} =200nA	Unity-gain bandwidth:	f _T =2MHz
Input bias current:	I _{iB} =600nA	Output swing limits:(wi	thin 2V of supply) $\pm 15V$
Input resistance:	$R_i=1M\Omega$	Slew rate:	4V/µs
Output resistance:	$R_0=50\Omega$		20k

- (a) What is the voltage gain of the circuit? Ignore Ri and Ro and only consider the finite gain, A_0 .
- (b) For small input signals, what is the 3db bandwidth of the circuit (in Hz)?

(c) For an output signal of 10Vpp, considering the slew rate effect, what is the limiting frequency of the circuit?

- (d) What is the maximum peak-to-peak output you can get without clipping?
- (e) Find the effect of the input offset voltage ($v_{in}=0V$). (i.e. find output value when input =0)

(f) How should the circuit be modified to minimize the effect of the input bias current? Show the modification on the schematic above and find the value of any added parts.




ECE2280 FUNDAMENTALS OF ELECTRICAL ENGINEERING (a) Ignore Risince it is large and R. since it is small. $\frac{2k=R_{i}}{V_{b}} - \frac{20k=R_{f}}{V_{b}} - \frac{V_{o}}{V_{o}} = \frac{V_{o}(R_{i})}{R_{i}+R_{f}} - \frac{V_{o}(R_{i})}{R_{i}+R_{f}} = \frac{V_{o}(R_{i})}{R_{i}+R_{f}} =$ $\frac{V_0}{A} = \left(V_{in} - \frac{V_0(R_i)}{P_1 P_0} \right) \implies V_0 \left[\frac{1}{A} + \frac{R_i}{R_i + R_f} \right] = V_{in}$ $\frac{V_0}{V_{in}} = \frac{1}{A + \frac{R_1}{R_1 + R_2}} \begin{cases} \text{when } A \gg \text{ then } \frac{U_0}{V_{in}} = \left[\frac{R_1 + R_2}{R_1}\right]^2 \\ A = 100 \text{ dB} = 10^{100/20} = 100 \text{ M/} \text{ d} \end{cases}$ $\frac{V_0}{V_{10}} = \frac{1}{1 + \frac{2K}{22k}} = 10.999 \text{ without } A \Rightarrow \frac{V_0}{V_{10}} = 11 \text{ V}$ (b) $f_{c} = \frac{f_{T}}{q_{ain}} = \frac{2MHZ}{10.999} \cong 182KHZ$ (c) $f_{\text{max}} = \frac{SR}{V_{\text{po'TT}}} = \frac{4V_{\mu\text{s}}}{10.V \cdot \text{TT}} = 127 \text{KHZ}$ (d) 2 (±15V) = 30Vpp $\begin{array}{c} (e) \\ I_{in} \\ R_{f} = 20k \\ R_{i} = 2k \\ V_{os} \\ + \\ R_{f} = \frac{1}{2}k \\ V_{os} \\ + \\ R_{f} = \frac{1}{R_{i}} \\ R_{f} = \frac{1}{R_{$ $R_{f} V_{os} \left(\frac{1}{R_{f}} + \frac{1}{R_{i}} \right) = \frac{V_{o}}{R_{f}} = V_{os} \left(1 + \frac{R_{f}}{R_{i}} \right) = 4m \left(1 + \frac{20k}{2k} \right) = \frac{144m}{14m}$ (F) Both terminals should have the same R seen by that terminal => (-> terminal sees (R IIRF)=1.82K - M + Vo


What are diodes?

Definition: A diode is a semiconductor device that passes current only in 1 direction. A "one-way" current valve


Ideal Diode Circuit Symbol: Anode Cathode i Cathode + v_D -

- Like resistors, they have 2 terminals (a)
 - Dr. Rasmussen






• Unlike resistors which have a linear relationship, the diode has a **<u>nonlinear</u>** characteristic



External circuit – needs to limit the forward current through a diode that is ON and limit the reverse voltage across a diode that is CUTOFF \rightarrow Let's look at some examples of diodes in a circuit




Summary of 2 modes of operation for Diode:

Forward-Biased	Reverse-Biased	
Conducting (ON)	Cutoff (OFF)	
Short Circuit	Open Circuit	
i=value, v _D =0	i=none, v _D =open	


Dr. Rasmussen

ECE2280 FUNDAMENTALS OF ELECTRICAL ENGINEERING Example: Rectifier

- The word "rectify" means to make unidirectional \rightarrow keep this in mind
- Makes use of nonlinear characteristic of diodes
- Assume ideal diode




2). Input signal Vs: sinusoid




Two regions to consider:


3). Vs>0 – *Will diode be conducting or cutoff?* Conducting because current flows through diode in its forward direction (or look at inconsistency if you assume cutoff)




4). Vs ≤ 0 – *Will diode be conducting or cutoff?* Cutoff (this is consistent)




5). Qutput signal:



6). Used to convert ac \rightarrow dc Vs is ac with 0 average value. Can see Vo has a dc component.




Find I and V. Assume the diodes are ideal. Not always obvious if diodes are ON or OFF \rightarrow make an assumption and test it! Assume both are ON for starters \rightarrow Short them



Is this possible? Diode ON: Need I>0 for V=0

We have V = 0, but $I < 0 \rightarrow$ contradiction (Also think of it as saying a negative current is flowing through $D1 \rightarrow$ not possible)

Instead, say D1 is OFF and D2 is ON. Then $I_{D2} = \frac{10-(-10)}{15k} = 1.33 \text{mA}$ Voltage at B: V = V_B = -10+10k(1.33 mA)=3.3V



Think of finding I and V like solving a puzzle...

Dr. Rasmussen

Method for analyzing diode circuit:

- 1). Assume each diode is either ON or OFF
- 2). Find i_d and v_d for each diode to see:
 - Is solution consistent with


OFF:
$$v_D \le 0$$
 (ideal) or $v_D \le v_{DO}$ (real) $\Rightarrow I_D=0$
ON: $I_D>0 \Rightarrow v_D=0$ (ideal) or $v_D=v_{DO}$ (real)

*Make sure you are looking at voltage across the diode and current through the diode when you are checking for this! NOT the I and V necessarily that you were asked to find.

3). If so, assumption was correct (check consistency) - only one solution possible, so STOP

4). Find the requested I and/or V

5). If not, start again with new assumption (NOTE: I and V values are no longer valid, so you have to discard those previous values)




Analysis of Diode Circuits

For hand calculations, we have 4 main models to use:

- Ideal model for diode: Reverse Bias: OFF/cutoff/open circuit Forward Bias: ON/conducting/short circuit
- 2). Use full diode equation: $i_D = I_S(e^{V_D/nV_T} 1)$ (Reverse Bias: $i_D \sim = -I_S$) Forward Bias: $i_D \approx I_S(e^{V_D/nV_T})$ Use an iterative method and solve


3). *Constant-voltage-drop model* for diode (apply for forward bias):

• Replace real diode with an ideal diode and a voltage drop V_D



4). Piecewise-linear model for diode (apply for FB):


• Replace real diode with an ideal diode, a voltage drop V_{D0} , and a resistor, r_D <u>i-v</u> characteristic <u>model</u>



Dr. Rasmussen

Example 19;

Assume all diodes are identical and have $V_{DO}=0.7V$, n=1, and $V_T=25mV$. Use the constant voltage drop method. Verify that your assumption for the diode operation(i.e. on or off) are correct. Find the following making sure you find the <u>correct</u> operation of the diodes.



Dr. Rasmussen


Spring 2011

ECE2280 FUNDAMENTALS OF ELECTRICAL ENGINEERING Small-Signal Analysis of Diodes

- So far we have looked at *dc models* for diodes
- For some applications it is necessary to also use a "*small-signal*" ac model
- If we use a small-signal model that linearizes the components, we can apply regular linear circuit analysis!
- We can then separate ac and dc analysis

The technique used to linearize a nonlinear characteristic is called *biasing*.

Biasing:



- Biasing is achieved by operating the circuit with the nonlinear characteristic in a point near the middle
- From the graph, at dc voltage input V_I the dc voltage output is V_o.
- The point Q is known as the **quiescent point**, the **dc bias point**, or the **operating point**
- By limiting the amplitude of a ac time varying input signal, *v_I(t)* the operating point is limited to a linear region of the curve.
- Note that this only works when the input signal is kept sufficiently small

Derivation of the small-signal is done in the book (pg. 160).


The meaning of CAPITALS and lower case letters

	examples_		meaning	
CAP_CAP	v_{D}	I_{D}	DC, Bias quantity	
sm _{sm}	^v d	ⁱ d	AC, signal	
sm _{CAP}	^v D	ⁱ D	DC and AC together	


- Hard to analyze circuit with both signals together
 - Result of derivation: Can separate analysis into DC then AC!
 - \circ r_d = nV_T/I_D = small-signal resistance {result of analysis}

NOTE: This r_d is different than r_D from dc model

This r_d comes into play as the slope of the line tangent to the operating point:




Equivalent circuit model for the diode for small changes around the operating point:



Procedure:


- 1). Do dc analysis first (what we have done so far) to find $I_{\rm D}$
- 2). Use dc current value (I_D) to determine small-signal model parameter $r_d = nV_T/I_D$
- 3). Then do ac analysis to find i_d and v_d (AC values)

Example: Voltage Regulation – given an ac input voltage, povides \approx constant dc voltage at output Circuit:




R=5k,
$$v_s$$
=sin(2 π 60t), V_{DD}=10V
Assume diode has 0.7V drop at 1mA and n=2

Find dc $eak-to-peak signal voltage <math>v_d$ across diode 1). First perform *dc analysis* using constant voltage drop model- dc circuit model:



2). Calculate small-signal resistance(depends on dc current!): $r_d = \frac{nV_T}{I_D} = \frac{2(25mV)}{1.86m} = 26.8\Omega$

3). Perform *ac analysis* using small-signal model small-signal circuit model:



$$v_s + i_d(R + r_d) = 0 \implies i_d = v_s / (R + r_d)$$

 $v_d (\text{peak-to-peak}) = i_d(r_d) = \frac{v_s r_d}{(R + r_d)} = \frac{2(26.8)}{(5k + 26.8)} = 10.7 \text{mVac}$

Input: $10Vdc + 2V_{p-p} ac \rightarrow i.e. ac is 10\% of dc$ Output $0.7Vdc + 10.7mV_{p-p} ac \rightarrow ac is \approx 0.8\% of dc$

PHYSICS OF DIODE

link can be used to understand more about the PN junction: <u>subuffalo.edu/applets/education/fab/pn/diodeframe.html</u>

Physical properties of a diode => A diode is made up of what is called a pn-junction.

What is one main characteristic of a metal? Metals: tend to be good conductors because they have "free electrons" that can move easily between atoms; *flow of electrons* \rightarrow *current flow*

Insulators: electrons in covalent bonds, so they can't move around; no flow of electrons \rightarrow no current flow

A pn-junction has two different pieces of silicon(between a metal and insulator) that when put together and applying a forward voltage of approximately > 0.7V, we will have a conducting device that has current flow through it fully in one direction and very minutely in the reverse direction

 \rightarrow You can change the behavior of silicon by *doping* it


Doping: mix small amount of impurities into the silicon which changes its charge


Silicon atoms


Silicon atoms each have 4 valence electrons (electrons in their outermost shell). That leaves 4 spaces in the outer shell of 8. This makes silicon a very reactive chemical, like carbon, which has the same valence configuration.

Silicon crystals

Each atom covalently bonds with four neighboring atoms to form a tetrahedral crystal, which we'll represent in 2D.







 \bar{n}_{n0} : concentration of free electrons in n-type p_{n0} : concentration of holes in n-type N_D : concentration of donor atoms

n-type silicon ~ <u>Negative</u> charge
 o {e⁻ are majority}

•
$$n_{n0} = N_D$$
 $p_{n0} \cong \frac{n_i^2}{N_D}$

 p_{n0} is a function of temperature, n_{n0} independent of temperature





 n_{p0} : concentration of free electrons in p-type p_{p0} : concentration of holes in p-type N_A : concentration of acceptor atoms

p-type silicon ~ <u>Positive</u> charge
 {holes are majority}

•
$$P_{po} \cong N_A \to n_{po} \cong \frac{n_i^2}{N_A}$$

- n_{p0} is a function of temperature, p_{p0} independent of temperature
 - A *diffusion current* I_D results in the forwar
 - *Minority carriers* drift: Thermally generated holes in n material (electrons in p material) diffuse to edge of depletion region → electric field causes them to be swept across to the p side (n side)

 \rightarrow *Drift current* I_s is due to *minority carriers* diffusion (Temperature dependent since minority carriers are thermally generated)


If no external current/voltage is applied, the above two currents will be equal: $I_D = I_S$ (Note: Can say diode current is $i_D = I_D - I_S = 0$) The built-in voltage, V_o, keeps this equilibrium.


There is a "**built-in**" voltage (V₀) across the depletion region – acts as a barrier that diffusing holes or electrons have to overcome \rightarrow larger it is \rightarrow harder to overcome \rightarrow fewer carriers diffuse \rightarrow smaller I_D

Summary: electrons and holes have high mobility and result in current flow with applied current or voltage

39

It turns out that the free carriers are the most important things in the semiconductor crystals, so we can simplify the drawings to show only these free carriers.






40

PN Junction

When a p-type semiconductor is created next to an n-type, some of the free electrons from the n side will cross over and fill some of the free holes on the p side. This makes the p side negatively charged and leaves the n side positively charged. When the voltage across the junction reaches about 0.7 V the electrons find it too difficult to move against the charge and the process stops.


A region near the junction is now depleted of carriers and (surprise) is called the depletion region.




depletion region

"positive" holes move

negative electrons move toward the positive voltage



With reverse bias the depletion region gets bigger



With forward bias the depletion region gets smaller and eventually (at about 0.7V) conducts freely.



Reverse bias This pn junction is now a diode. If you place an external voltage across the diode in the reverse bias direction, the depletion region gets bigger and no current flows.

This reverse bias region can be can be used as a heat or light sensor since the only current flow should be due to a few carriers produced by these effects.


The reverse biased diode can also be used as a voltage variable capacitor since it is essentially an insulator (the depletion region) sandwiched between two conducting regions.


Forward bias

If you place an external voltage across the diode in the forward bias direction, the depletion region shrinks until your external voltage reaches about 0.7V. After that the diode conducts freely..

MOSFET

- This type of device dominates Integrated Circuit (IC) development due to their small size and low power consumption
- These devices have a totally different operating mechanism than BJT but once biased and linearized to allow linear small-signal operation, the same small-signal model for the BJT are applicable with little modifications





Threshold Voltage

Need some minimum voltage to induce a channel (n) in the p substrate

This minimum voltage is $V_{t}, \, the \, threshold \, voltage$

Usually: $1V < V_t < 3V$ but is very variable (like β)

Below this voltage the FET is off

Characteristics:

- 3 regions of operation:
 - o cutoff

• triode:
$$|V_{DS}| \leq |V_{GS}| - |V_t|$$
, $V_{GS} > V_t$
 $i_D = k_n' \left(\frac{W}{L}\right) \left[(V_{GS} - V_t) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$
 $i_D \approx k_n' \left(\frac{W}{L}\right) (V_{GS} - V_t) V_{DS}$
 $\frac{i_D}{V_{DS}} = \frac{1}{r_{DS}} \approx k_n' \left(\frac{W}{L}\right) (V_{GS} - V_t)$
 $r_{DS} \approx \frac{1}{k_n' \left(\frac{W}{L}\right) (V_{GS} - V_t)}$

• saturation: $|V_{DS}| > |V_{GS}| - |V_t|$, $V_{GS} > V_t$ $i_D = \frac{1}{2} k_n' \left(\frac{W}{L}\right) (V_{GS} - V_t)^2$

k' $_{n}$ = process transconductance parameter = 20 to 100 μ A/V²

- W = channel width
- L = channel length


$$K = k' \frac{W}{L} = \text{gain factor (combined in books that are less interested in IC design)}$$


$$k'_{n} = \mu_{n} \cdot C_{ox} \qquad \mu_{n} = \text{electron mobility} = 580 \cdot \frac{\text{cm}^{2}}{\text{V} \cdot \text{s}} \quad \mu_{p} := 230 \cdot \frac{\text{cm}^{2}}{\text{V} \cdot \text{s}} \simeq 40\% \mu_{n}$$


$$C_{ox} = \frac{\text{oxide capacitance}}{\text{unit area}} = \epsilon_{ox} / t_{ox} = \text{permittivity / thickness} = \text{capacitance / (unit area)}$$

k'_p = 8 to 40 μA/V²

Dr. Kasmussen










ECE2280 FUNDAMENTALS OF ELECTRICAL ENGINEERING Early effect, channel length modulation (r_0)

However, the pinched-off spot does get bigger as V_{DS} increases, leading to a shortening of the rest of the channel, and correspondingly more current. This leads to "channel length modulation" which is just like base width modulation in the BJT. It also leads to an Early voltage, sloping lines in the saturation region, and an output resistance.






IMPORTANT EQUATION




IMPORTANT EQUATION

Example


Cross-Section







Swap < for > and > for < in all the voltage tests.



Swap k'c for k'n in all equations

V_t will be negative

Always shown in your book with the source on top, but that is not a requirement of the part symbol.

 i_{D} comes out positive because the v_{DS} used in the equations is negative

OR, just mirror the circuit and use an n-channel for purposes of analysis and then interpret the results.

The mobility of holes is only about 40% of the mobility of electrons. So: $k'_p = \mu_p C_{ox} - 40\% k'_n$

p-channel parts have to be $2^{1/2}$ times as wide as an equal n-channel part. That means more \$

Procedure for DC analysis of MOSFET:

- **1.** Assume Saturation mode
- **2.** Put $I_G=0$ and $I_D=I_S$

3. Use
$$I_D = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right) (V_{GS} - V_t)^2$$

4. Calculate voltages and currents

5. Check Saturation conditions => $|V_{DS}| > |V_{GS}| - |V_t|$, $V_{GS} > V_t$

Example 19: Let $I_D=0.4mA$, $V_D=+1V$ Given: $V_t=2V$, $\mu_n C_{ox} = k'_n = 20\mu A/V2$, $L=10\mu m$ and $W=400\mu m$ $\left(\frac{W}{L}\right) = 40$ Assume **SATURATION**: $I_D \propto V_{GS}$ ($\lambda = 0$) $I_D = \frac{1}{2}\mu_n C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_t)^2$ $0.4x10^{-3} = (\frac{1}{2})20x10^{-6}(40) (V_{GS} - 2)^2$ $0.4x10^{-3} = 400x10^{-6} (V_{GS}^2 - 4V_{GS} + 4)$ Quadratic Solution: $ax^2 + bx + c \Longrightarrow x = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$ (2 solutions) Therefore, $V_{GS} = \frac{4 \pm \sqrt{16 - 4(1)(3)}}{2(1)} = \frac{4 \pm 2}{2} = 1$ or 3V

Since $V_t=2V$ then $V_{GS}=1V$ does not have the transistor on so $V_{GS}=V_G - V_S = 3V$ and so $V_S=-3V$

$$R_{S} = \frac{V_{S} - V_{SS}}{I_{D}} = \frac{-3 - (-5)}{0.4} = 5k\Omega$$
$$R_{D} = \frac{V_{DD} - V_{D}}{I_{D}} = \frac{5 - 1}{0.4} = 10k\Omega$$

Dr. Rasmussen


Example 20:


Solve the circuits below to find V_G, V_D, and V_S. Find the currents in all branches. Assume λ =0 and $|V_t|$ =1, $k_n'(W/L)$ =100 μ A/V².

$$I_{G}=0 \quad V_{G}=+5V \quad V_{S}=I_{D}(1k) \quad V_{D}=10 \cdot I_{D}(500) \\ I_{D} = \frac{1}{2}k_{n}' \left(\frac{W}{L}\right) (V_{GS} - V_{t})^{2} (1 + \lambda V_{DS}) \\ Assume Sat: I_{D} = \frac{1}{2} (100x10^{-6}) (5 - I_{D}(1k) - 1)^{2} (1 + 0(V_{DS})) \\ 0 = 8x10^{-4} - 1.4I_{D} + 50I_{D}^{2} \\ I_{D} = \frac{1.4 \pm \sqrt{(-1.4)^{2} - 4(50)(8x10^{-4})}}{2(50)} = 0.584m, 0.0274$$

 $I_D=0.584m$: Vs=.584V V_D=9.71V V_{DS}=9.12>3.416=(Vgs-V_t) (SAT.)

Transconductance







model-T (use when there is a resistor in the source - makes analysis a little easier)

and AC values

C VDD

UI






 V_{OB}

Voc

 V_t

VIQ

 $V_{IB} = V_{OB} + V_t$




- Biasing is a key step in transistor design. It puts the transistor configuration at a good point in the saturation region that ensures that I_D, V_{OV}, and V_{DS} are predictable and stable and do not vary by a large amount when the transistor is replaced by another of the same type.
- R_G can be made very large: high R_{in}
- We need R_S to stabilize I_D from variations in V_t
- For IC(integrated circuit) design, we use active biasing or a constant current source.
 - Minimize number or R's and caps on an IC due to their large area requirement

D2

- Use active load for R
- Use direct coupling for C

Current source bias from current mirror γVDD

Most common bias in ICs involves a current source



o Voo

Note this particular arrangement doesn't have voltage gain unless the current source is bypassed, a rare thing in ICs since capacitors are so expensive to make in silicon.

Usually the current source is in a different position.

Current mirrors

1

t

$$I_{D1} = \frac{1}{2} \cdot k' n' \frac{W_1}{L_1} (V_{GS} - V_t)^2 \qquad b_1 \neq R_0$$

The same VGS can be used to
turn on many current sources,
each with its own W/L ratio.

 $I_{D2} = \frac{1}{2} \cdot \mathbf{k}' \cdot \mathbf{n} \cdot \frac{\mathbf{W}_2}{\mathbf{L}_2} \cdot \left(\mathbf{V}_{GS} - \mathbf{V}_t \right)^2$

Usually k'n and Vt are the same for both MOSFETs because they are in the same IC and were made by same processing, but you can still adjust the Io current to any value you want by adjusting the W/L ratios.

$$\frac{I_{O}}{I_{REF}} = \frac{W_{2}}{L_{2}} \cdot \frac{L_{1}}{W_{1}}$$

Example 21

 $I_{REF}=100\mu A$, $Q_1 \& Q_2$ same: (W/L)=(100 μ m/10 μ m), $V_t=1V$, k_n '=20 μ A/V², $V_A=10L$ I_o=100 μA


$$I_{D1} = I_{REF} = 100\mu = \frac{1}{2}20\mu(10)(V_{GS} - 1)^{2}$$


$$100\mu = 100\mu(V_{GS} - 1)^{2} \Rightarrow 1 = V_{GS}^{2} - 2V_{GS} + 1$$

$$V_{GS} = 2 \Rightarrow V_{o\min} = V_{GS} - V_{t} = 2 - 1 = 1V$$


$$V_{R} = 5 - 2 = 3 \Rightarrow R = \frac{3}{100\mu} = 30k\Omega$$

$$V_{A} = 10L = 10(10) = 100V \Rightarrow r_{o} = \frac{V_{A}}{I_{o}} = \frac{100}{100\mu} = 1M\Omega$$







MOSFET Configurations




Common Gate (CG) -- low input R (bad for voltage gain, good to not attenuate current signal) -- used for unity-gain current amplifier



Spring 2011



DC Analysis \Rightarrow Open Caps and Find $I_D \{ \omega=0 \text{ for DC signal so } \frac{1}{0} = \infty$. It looks like a short $\}$



$$I_{2} = 1.1 \text{m} \Rightarrow V_{S} = 3.3 \text{V}$$

$$\therefore V_{SS} = 0.03 \text{V} < V_{t} \qquad \underline{\text{NO}}$$

$$V_{D} = 10 - 5\text{k}(533\mu) = 7.335$$

$$V_{D} = 10 - 5\text{k}(533\mu) = 7.335$$

AC Analysis \Rightarrow Short Caps {C=large so $\frac{1}{\infty} \rightarrow 0$ } $\therefore V_D > V_G - V_t$ (SATV)

$$g_{\rm m} = \sqrt{2K'_{\rm n} \left(\frac{W}{L}\right) I_{\rm D}} = 1.5 {\rm m} = \sqrt{2*2e - 3*533e - 6}$$

$$100k = R_{sig}$$

$$V_{o} = -g_{m}v_{gs}(5k||10k)$$

$$v_{sig} = \frac{5\mu||10\mu}{R_{G}}$$


$$V_{o} = -g_{m}v_{gs}(5k||10k)$$

$$v_{gs} = \frac{v_{sig}(3.33\mu)}{3.33\mu + 100k}$$


$$\frac{v_{o}}{v_{sig}} = \frac{V_{o}}{R_{G}}$$

$$\frac{V_{o}}{v_{sig}} = -g_{m}(R_{D}||R_{L})\frac{R_{G}}{R_{G} + R_{sig}}$$

$$Spring 2011$$




Spring 2011




AC Analysis:


$$g_m = \sqrt{2(2m)lm} = 2m$$
, $V_o = -g_m v_{gs}(5k || 2k)$, $v_{gs} = -V_{sig}$




Common Source biased with current mirror:





Common drain (source follower) biased with current mirror:





ECE2280 FUNDAMEN













Spring 2011





ECE2280 FUNDAMENTALS OF ELECTRICAL ENGINEERING Introduction to Bipolar Junction Transistors (BJTs)

A transistor has three terminals-- the base, the collector, and the emitter. The current flow from the collector to the emitter (through the transistor) is controlled by the current flow from the base to the emitter. A small base current can control a much larger collector current.

Bipolar junction transistors (BJTs) consist of three layers of doped silicon. The NPN transistor has a thin layer of P-doped silicon sandwiched between two layers of N-doped silicon. Each P-N junction can act like a diode. In fact, this is a fairly good way to check a transistor with an ohmmeter (set to the diode setting).

The base-emitter junction always acts like a diode, but because the base is very thin, it makes the other junction act like a controlled valve (details to come later).

Symbols and conventions



Base

Emitter

Emitter

Collector

PNP: Replace v_{BE} with v_{EB} and v_{CE} with v_{EC} in equations below


Very High Level Overview of how a transistor works:

• A small amount of base current controls a large emitter (collector) current

Analogy:

- Think of the transistor as an "electronic" tap able to control a large flow of electrons (*from collector to emitter*) with only a small variation in the "handle" (*base*)
- Water Tap Analogy: (water spigot)
 - \rightarrow Large amounts of H₂O controlled by very small movement of the tap


BJT Operation



 $i_c = I_s e^{v_{BE}/V_T}$ (n=1 always for BJT) {Ebers-Moll equation} $i_B = \frac{i_C}{\beta} = \left(\frac{I_S}{\beta}\right) e^{v_{BE}/V_T}$ $i_E = \frac{i_C}{\alpha} = \left(\frac{I_S}{\alpha}\right) e^{v_{BE}/V_T}$ Note: For the *pnp* transistor, replace v_{BE} with v_{EB}

$$I_{C} = \alpha I_{E} = \beta I_{B}$$
 $I_{E} = (\beta + 1)I_{B}$ $\beta = \frac{\alpha}{1 - \alpha}$ $\alpha = \frac{\beta}{\beta + 1}$

 V_T =thermal voltage $\cong \sim 25 \text{mV}$ at room temperature



Method for solving DC voltages and currents of a BJT circuit:

- 1). Start by assuming transistor is in active mode
 - Either use given values for base-emitter voltage, or use

 $V_{BE} = 0.7V (npn)$

 $V_{EB} = 0.7V (pnp)$

- 2). Solve for the BJT node voltages and currents
 - Voltages: sometimes can read off directly, otherwise use loop equation
 - Once you have one current, you can get the other two from the active mode equations
- 3). Check to see if the solution is consistent!

$$V_C \ge V_B > V_E$$
 npn active more explicitly: $V_{CB} \ge 0, V_{BE} \ge 0.7V$


- $V_E > V_B \ge V_C$ pnp active more explicitly: $V_{CB} \ge 0$, $V_{EB} \ge 0.7V$
- 4). If the solution is consistent, stop \rightarrow you are done
 - If not, the transistor is either in saturation or cutoff
 - \rightarrow go to 2)., however active mode equations **do not** apply!
 - → Now use: saturation: $v_{BE} \approx 0.7V$ and $v_{CE} \approx 0.2V$ for npn
 - $(v_{EB} \approx 0.7V \text{ and } v_{EC} \approx 0.2V \text{ for pnp})$
 - cutoff: set all currents to approximately 0: $i_c = 0$ $i_E = 0$ $i_B = 0$

NPN ACTIVE AND ON when:

 $v_{BE} \geq V_{BEon} \ (V_{BEon} \cong 0.5V)$ $V_C \ge V_B > V_E$ and $V_{CE} > 0.2V$

PNP ACTIVE AND **ON** when:

 $v_{ER} \ge V_{ERon}$ $V_E > V_B \ge V_C$ and $V_{EC} > 0.2V$ Find V_E and I_c for each circuit. Assume that $|V_{BE}| = 0.7V$ and $\beta = 40$. Both transistors are being operated in the active mode.



 $V_E = 6V, V_B = 1V \rightarrow V_E > V_B \rightarrow Can not be cutoff (pnp!!)$


Transistor must be saturated:

To see if saturation, set $V_{EB} = 0.7V$ and $V_{EC} = 0.2V$ And should get $V_C > V_B$ for FB CBJ

Need to recalculate values (i.e. ones from active mode assumption are not valid)

Active mode equations do not apply \rightarrow need to just use V=IR, KVL,KCL


 $V_{E} = V_{B} + 0.7 = 1.7$ $I_{E} = 0.43mA$ $V_{C} = 1.7 - 0.2 = 1.5V$ $I_{C} = \frac{1.5}{10k} = 0.15mA$ $V_{CB} = 0.7 - 0.2 = 0.5V$ $V_{C} > V_{B} \rightarrow \text{ It is saturated!}$



Early Voltage and output resistance


 β depends on the effective base width, W which depends on V_{CB}. This leads to the Early effect, which is expressed as an output resistance. Early voltage.

output resistance = $r_0 = \frac{V_A}{L_C}$



Temperature Effects:

NPN Transistor Characteristic



Thermal runaway: $T \uparrow \rightarrow I_C \uparrow \rightarrow P_D \uparrow \rightarrow T \uparrow \rightarrow I_C \uparrow \rightarrow P_D \uparrow \rightarrow \cdots$

Bipolar Junction Transistor (BJT) bias in the active region

Bias: Want a stable I_c for any transistor at any temperature

To work as an linear amplifier, a transistor must operate in the active region. To work in the active region i_B and i_C must be positive for all values of the AC signals -- they must be *biased* to some positive DC value. The AC signals will swing above and below these DC values. Furthermore, the transistor must not saturate, or it will lose control of i_C .

Bias should not depend too much on the value of β

 β can vary widely from transistor to transistor of the same part number. No one wants to individually test transistors to find ones that will work in your circuit.


Bias should not depend too much on the value of V BE

The relationship between V_{BE} and I_C is far too dependent on temperature and, like β , varies from transistor to transistor.

Stable bias set by a stable V $_{\rm B}$ and an R $_{\rm E}$

As we saw last time if we set V_B with a battery (V_{BB}) then I_C is very stable. Instead of I_B controlling I_C through the unpredictable β , a stable V_B sets V_E (V_B - 0.7V) and R_E sets I_E and hence I_C . I_B then takes care of itself, and adjusts to compensate for different β s and temperatures. Unfortunately it's pretty impractical. You don't want two power supplies and besides, you can't get a signal to the base. Still, most schemes to achieve stable bias work by setting a stable voltage at the base for any reasonable I_B ,

Voltage-divider bias




Note: Often in quick-and-dirty analysis you can neglect the base current, IB. In that case:

$$V_{B} = V_{BB} \qquad V_{E} = V_{B} - 0.7 \cdot V \qquad I_{E} = \frac{V_{E}}{R_{E}} \sim I_{C}$$

This assumption is **67**: $R_{BB} < \beta \cdot R_{E}$

Quick check: R B1 <10 R E OR R B2 <10 R E Should result in <10% error if β≥100

$$V_{C} = V_{CC} - I_{C} \cdot R_{C}$$
 $V_{E} = I_{E} \cdot R_{E}$
 $V_{CE} = V_{C} - V_{E}$ Always check that $V_{CE} > 0.2 V$ to see if
the ciruit was really in the active region.



If you can neglect the base current, I_B. In that case: $V_B = V_{BB}$ $V_E = V_B - 0.7 \cdot V_E = \frac{V_E - V_{EE}}{R_E} I_C$

 $V_{C} = V_{CC} - I_{C} \cdot R_{C}$ $V_{E} = I_{E} \cdot R_{E} + V_{EE}$ $V_{CE} = V_{C} - V_{E}$ Always check that $V_{CE} > 0.2$ V to see if the ciruit was really in the active region.

The equations above and on the last page are for the circuits shown, adapt them as necessary to fit your actual circuit.

Spring 2011


ECE2280 FUNDAMENTALS OF ELECTRICAL ENGINEERING BJT Bias Design

Decisions that you make for the bias will effect many other qualities of the circuit, so you should know some of your wants and expectations up front. See the tradeoffs below. Design is often an iterative process. Try something, see if it works, modify, try again. The parameters below are listed in good order for design, i.e. you usually start by selecting I_C.

worke, modily, ify again. The parameters below are noted in good order for accign, i.e. you doubly start by colourny i.e.								
<u>sel</u> ect	<u>Trad</u> eoffs <u>lower</u> value less power form supply		<u>higher</u> va larger ava	<u>higher</u> value larger available output voltage swing				
	less power dissipated in transistor higher input impedance			more output power available lower output impedance				
Don't want β variations to affect I _C , so make sure that I _B is the one to vary when β changes: Usually make $\beta R_E > R_{BB}$.								
Temperature effects on I _C : $\frac{\Delta V BE}{\Delta T} = -2.1 \cdot \frac{mV}{degC}$ (constant I _C)				and: For every 60 mV increase in V_{BE} , I_C will increase by factor of 10				
If V _{BE} is held constant, I _C will increase by factor of 10 for every 30 ^c C increase in temperature.								
Try to swamp the V _{BE} changes with a much bigger voltage across R _E . For a temperature range of								
Ex: 0 to 40 degC, V_{BE} changes 84 mV. 24.84 mV = 2 ·V V $_E$ = 2 ·V swamps ΔV_{BE} pretty well (24x).								
$\begin{array}{c c c c c c c c c c c c c c c c c c c $								
A couple of other bias schemes								
R _B		is w	$\frac{CC - 0.7 \cdot V}{B + \beta \cdot R C}$ bigger R _C with respect R _B , the more ble I _C is		Taken to extremes, IC is now very stable at: $I_{C} = \frac{V_{CC} - 0.7 \cdot V}{R_{C}}$ Seems like a useless circuit, but			

Current source bias: We could make the bias current very stable if we had a current source

If we can make current sources (drains), then ...



Current mirrors A way to make a current source (drain)

 $I_{C1} = \frac{V_{CC} - V_{EE} - 0.7 \cdot V}{R_{C}} = I_{ref}$ Current source $\left\{ \downarrow^{I} ref \right\}$ (Current drain) VEE 6

As long as $V_{CC}\,{<}\,0.2V,$ this simple circuit is always in the active region.

Recall that v_{BE} is really not exactly 0.7V, from Ebers-Moll eq.: I $_{C}$ = I $_{S'}e^{\frac{v_{BE}}{V_{T}}}$

Because
$$V_{BE1} = V_{BE2}$$
, $I_{C1} = I_{C2}$

We can get a current source (usually called a current drain in this type of configuration). I could make a positive source if I used PNP transistors.

But, the transistors must be identical, and at the same temperature, like in an IC.

Example:

^{BC} Say: V _{CC} ≔7·V

 $R_{c} \text{ is very common in transistor circuits. If the collector current is fluctuating according to some signal, those fluctuations will cause voltage fluctuations across R_c which could be the output signal voltage of the circuit.$ $What if we want I_C := 10·mA and V_C := 3·V then R_C := <math>\frac{V_{CC} - V_{C}}{I_{C}}$ R_C = 400·Ω $R_{c} = 400 \cdot \Omega$ $R_{c} = 400 \cdot \Omega$

What if $\beta = 100$? $I_B = \frac{V_{BB} - 0.7 \cdot V}{R_{BB}} = 0.05 \cdot mA$ no change here, looks good so far.

$$\begin{array}{ll} I_C \coloneqq \beta \cdot I_B & I_C \equiv 5 \cdot mA & \mbox{Yuk, that changed by half.} \\ V_C \coloneqq V_{CC} = I_C \cdot R_C & V_C \equiv 5 \cdot V & \mbox{At least } V_C \mbox{ only changed by } 2V. \mbox{ Still, that may be too much.} \end{array}$$

At least we're still in the active region ($V_{CE}\,{>}\,0.2\,V).$

What if $\beta := 400$? $I_B = \frac{V_{BB} - 0.7 \cdot V}{P_{BB} - 1} = 0.05 \cdot mA$ again, no change here.

$$I_{C} := \beta \cdot I_{B}$$

$$I_{C} = 20 \cdot \text{mA} \quad \text{Oh oh, that doubled.}$$

$$V_{C} := V_{CC} - I_{C} \cdot R_{C}$$

$$V_{C} = -1 \cdot V \quad \text{Oops, that can't be good. In fact, we have to assume that we're out of the active region -- way bad...}$$

$$V_{CC} = 0.2 \cdot V$$


Must recalculate I_c and V_c. V_C = 0.2·V (Saturation) I_C = $\frac{V_{CC} - 0.2 \cdot V}{R_{C}}$ I_C = 17 mA

Let's try a little
different approach

$$V_E$$
:=V_{BB}-0.7·V It is common here to assume: I_E := I_C
 V_E :=V_{BB}-0.7·V It is common here to assume: I_E := I_C
 R_E := $\frac{V_E}{I_E}$
 R_E := $\frac{V_E}{I_E}$
 R_E =180· Ω
 I_E =10·mA
but actually, I_C = αI_E = $\frac{\beta}{\beta+1}$ · I_E
 I_E =0.1·mA
 I_B = $\frac{I_C}{\beta}$ =0.1·mA
 I_B = $\frac{I_C}{\beta}$ =0.1·mA
 I_B = $\frac{I_C}{\beta}$ =0.1·mA
 I_C = $\frac{\beta}{\beta+1}$ · I_E =9.975·mA
 I_B = $\frac{I_C}{\beta}$ =0.025·mA

Now that's more like it, now ${\rm I}_{\rm B}$ changes instead of ${\rm I}_{\rm C}$.

Spring 2011



Summary of ac parameters:

$$g_{m} = \frac{I_{c}}{V_{T}} \qquad r_{\pi} = \frac{V_{T}}{I_{B}} = \frac{\beta}{g_{m}} \qquad i_{c} = g_{m}V_{be}$$
$$r_{o} \equiv \frac{V_{A}}{I_{c}} \qquad r_{e} = \frac{V_{T}}{I_{E}} \qquad \frac{V_{c}}{V_{be}} = -g_{m}R_{c}$$

 $v_{\rm BE}$

Small-signal equivalent circuit models

Same concept as that of the MOSFET.


$$B \xrightarrow{V_{\pi}} F_{\pi} \xrightarrow{G} F_{\pi} \xrightarrow{G} F_{\pi}$$

$$v_{\pi} = v_{be} \xrightarrow{V_{\pi}} F_{\pi} \xrightarrow{G} F_{\pi}$$

$$r_{\pi} = (\beta+1) \cdot r_{e} \qquad i_{b} = \frac{v_{\pi}}{r_{\pi}}$$

$$\beta \cdot i_{b} = \beta \cdot \frac{v_{\pi}}{r_{\pi}} = \beta \cdot \frac{v_{\pi}}{(\beta+1) \cdot r_{e}}$$

$$g_{m} = \frac{\beta}{(\beta+1) \cdot r_{e}} = \frac{\alpha}{r_{e}} \xrightarrow{T} \frac{1}{r_{e}} = \text{transconductance}$$



Method for analyzing transistor amplifier circuits:


1). Determine dc operating point, specifically I_C

(Set ac sources to 0!!)

- Note: Use method for analyzing BJT circuits at DC
- 2). Calculate small-signal parameters: g_m , r_{π} , and/or r_e
- 3). Set dc sources to 0
- 4). Replace the transistor with one of the equivalent small-signal models
- 5). Analyze the circuit as usual \rightarrow linear circuit analysis

Example

Circuit: $\beta = 100, V_{BB} = 3V, R_C = 3k$ $R_B = 100k, V_{CC} = 10V$



Find the voltage gain, vo/vi


1). DC analysis: $\underline{set v_i to 0}$ Redraw circuit with just dc part:

$$I_{B} = \frac{V_{BB} - V_{BE}}{R_{BB}} = \frac{3 - 0.7}{100} = 0.023mA$$

$$I_{C} = \beta I_{B} = 2.3mA$$

$$V_{C} = V_{CC} - I_{C} R_{C} = 10 - 2.3(3) = 3.1V$$
Double check your values:

$$V_{C} > V_{B} > V_{E} \quad 3.1 > 0.7 > 0 \text{ YES}!$$




ead of r_{π}


2). Calculate small-signal parameters:


$$g_m = \frac{I_C}{V_T} = \frac{2.3}{25} = 92mA/V \qquad r_e = \frac{V_T}{I_E} = \frac{25}{(2.3/0.99)} = 10.8\Omega \qquad r_\pi = \frac{\beta}{g_m} = \frac{100}{92} = 1.09k\Omega$$

3). And **4).** Set dc sources to 0 and replace transistor with equivalent model Model:




Resistance-Reflection Rule Between Base and Emitter:







Example: Assume the transistors below have a finite β and an infinite Early voltage.


Write an expression for the input resistance R_{in} in the circuit shown below. Your expression should include only real resistances (R_1 , R_2 , R_3 , or a subset of these) and possibly β , r_{e1} or $r_{\pi 1}$, and r_{e2} or $r_{\pi 2}$. (Assume both transistors have the same β .) Circle your answer. *Hint: Use Resistance-Reflection rule*





11











Common collector (CC)

The circuits shown are typical arrangements. Note that V_{EE} is often 0 V (ground). The equations below are for these circuits, adapt them as necessary to fit your actual circuit.

Voltage gain about 1. Good for current gain, or to match a high impedance source to a low impedance load.

The small-signal emitter resistance is right in the emitter of the transistor (where the arrow is).

Recall that the emitter resistor looks β times as big from the base's point-of-view. That's also true for signals

Input impedance: $R_i = R_{B1} || R_{B2} || \beta (r_e + R_E || R_L)$

The opposite effect also works, resistors at the base look β times smaller from the emitter's point-of-view.

Output impedance: $R_o = R_E || r_e + R_{B1} || R_{B2} || R_S$ β

Low frequency corner frequencies

$$f_{CL1} = \frac{1}{2 \cdot \pi (R_{S} + R_{i}) \cdot C_{in}}$$
 $f_{CL2} = \frac{1}{2 \cdot \pi (R_{L} + R_{o}) \cdot C_{out}}$

From the signal analysis, the only thing between the base signal and the output signal is r_e . To find the output, just use the voltage divider equation.

Voltage gain:
$$A_v = \frac{v_o}{v_b} = \frac{R_E ||R_L}{r_e + R_E ||R_L} - 1$$


OR: $\frac{v_o}{v_s} = \frac{R_i}{R_S + R_i} = \frac{R_E ||R_L}{r_e + R_E ||R_L}$


You could think of the ouput as simply 0.7V DC less than the input, which doesn't make the AC signal any less. Of course this doesn't account for the r_e effects.

Current gain:
$$A_i = \frac{i_o}{i_i} = \frac{R_E ||R_L}{r_e + R_E ||R_L} \frac{R_i}{R_L} = A_v \frac{R_i}{R_L} \simeq \frac{R_i}{R_I}$$

Common emitter (CE)


Now let's add a resistor in the collector (R_C). Nearly the same current that flows through R_E flows through R_C.






$$v_c = -i_c \cdot R_C$$
 $v_e = i_e \cdot R_E - v_b$
 $i_c - i_e$ so: $\frac{v_c}{v_b} - \frac{R_C}{R_E}$ gain

٧сс







Current gain: $A_i = A_v \frac{R_i}{R_v}$

Another low frequency corner frequency:

$$f_{CL3} = \frac{1}{2 \cdot \pi \cdot C_E} \cdot \left(\frac{1}{r_e} + \frac{1}{R_E} \right)$$

Because r, is so small, this will usually dominate, even when C_E is big.






ECE2280 FUNDAMENTALS OF ELECTRICAL ENGINEEPINC High-frequency response

In general, capacitors that are placed in the circuit intentionally, those you can see, cause low-frequency poles. The unseen capacitors inside the parts and between the leads and the board traces cause high-frequency poles. These unseen capacitors have many names, Your textbook uses C_{μ} and C_{π}


This capacitance causes the most trouble in common-emitter C ob amplifiers because of it's location. It is connected between C cb the input an the output, so it's effects are multiplied by the voltage gain. (The miller effect.)

This capacitance varies with the base current so much that it is not even specified on data sheets. f_T is given instead. f_T is the frequency where so much current flows through C_{π} that the effective β is reduced to 1.

$$f_T = \frac{1}{2 \cdot \pi \cdot (C_\pi + C_\mu) \cdot r_e} = \text{freq. where } \beta_- 1$$




Input circuit model




B

Miller Effect



Input circuit model



as big. This is the Miller effect.

amount of current flow to ground, you'd

need a capacitor that was (1+A,) times

$$f_{CH} = \frac{1}{2 \cdot \pi \cdot \left[C_{\pi} + C_{\mu} \cdot \left(1 + \left|A_{\nu}\right|\right)\right]} \cdot \left(\frac{1}{R_{s}} + \frac{1}{R_{in}}\right)$$

The Miller effect will amplify any capacitance between the base and the collector, not just the capacitance within the transistor, so place leads and circuit traces carefully. If you're modeling a circuit in SPICE you'll have to model these "stray" capacitances if you want your high-frequency results to be any good.


78

79

Example:


Use $|V_{BE}|=0.7$, $\beta=100$, $V_T=25mV$ (Vs is an ac source), ignore r_0 .


Will this circuit work as an amplifier? Why or why not?



Example:

 $V2 = 0.1 \text{m} \sin(\omega t)$ and β can vary from 20 to 200. The circuit shown below is suppose to amplify but does not. You expect the output at Vo to amplify V2. When you are testing the circuit, you find that it does not amplify. Explain why it does not and what exact resistor can be changed to allow it to amplify. It is not an ideal current source and can have a voltage drop across it.






Example:

Use |VBE =0.7, B=20, VT=25mV (Vs is an ac source), ignore ro.


This small-signal model circuit is drawn below. The original circuit is also shown below. It was found

through a DC analysis that $I_{C1}=50\mu$ and $I_{C2}=25\mu$.


- (a) Find the ac parameters
- (a) Find the ac parameters a. $r_{\pi 1}$ (3 points) = $\beta_{m_1} = \frac{20}{2m} = \frac{10K}{10K}$ b. $r_{\pi 2}$ (3 points) = $\beta_{m_2} = \frac{20}{1m} = \frac{20K}{1}$ c. gm_1 (3 points) = $T_{c1}/V_T = \frac{50\mu}{25m} = \frac{2m}{1}$ d. gm_2 (3 points) = $T_{c2}/V_T = \frac{25\mu}{25m} = \frac{2m}{1}$ (b) Find that input resistance, R_{in} (Ignore the AC input source Vs, include the 100 ohm) (12 points)
- (c) Find the output resistance, Ro. (Ignore the load resistor of 1k to the right of arrow) (6 points)
- (d) Find the overall gain, Vo/Vs. (25 points)



Example:



Spring 2011



Special multiple-transistor connections,

often wired together in a single package

