# Fundamentals of Digital System Design 

ECE/CS 3700

Spring 2018, Homework \# 1
Due Date: Monday, Jan 29, 2018
Please deposit the HW in the ECE/CS 3700 HW locker \# 26 in MEB $2^{\text {nd }}$-floor. HW lockers are located near MEB 2325.

Note: The following set of questions correspond to chapter 2 in the textbook. I would advice you to go through chapter 2 (omit the Verilog related section 2.10 and the K-map related sections 2.11 onwards), and Sec B. 3 in Appendix B (CMOS gates), before solving these problems. The homework is due by Jan 29. Show all your work. Should you have difficulty in understanding any of the questions, feel free to ask the TAs or the instructor. Good luck!

1) (Simplification using Boolean Algebra - $\mathbf{1 0}$ points) Using the laws of Boolean algebra, and not by using truth tables, prove (or disprove) the following:
a) $(X+Y) \cdot(X+\bar{Y})=X$
b) $(X) \cdot(X+Y)=X$
c) $(X) \cdot(X+\bar{Y})=X$
d) $(X+Y) \cdot(\bar{X}+Z)=X Z+\bar{X} Y$. By the way, we have studied this function in class. What is it?
e) $X \cdot Y \cdot Z+X \cdot \bar{Y}=X \cdot \bar{Y}+X \cdot Z$
2) ( $\mathbf{1 0}$ points) Simplify the following expressions as much as possible:
a) $(x+y)(\bar{x}+y)(x+\bar{y})(\bar{x}+\bar{y})$
b) $\bar{x}(\bar{y}+\bar{z})(x+y+\bar{z})$
c) $\bar{A} \cdot B \cdot(\bar{D}+\bar{C} D)+B(A+\bar{A} C D)$
d) $x \cdot y+y \cdot z+\bar{x} \cdot z$.
3) (3-var XOR/XNOR - $\mathbf{1 5}$ points) In class, we have analyzed the Exclusive-OR (XOR) function of two variables: $f(a, b)$, which is represented as $f=a \oplus b=a b^{\prime}+a^{\prime} b$. Similarly, the XNOR function of two variables, $g(a, b)=\overline{a \oplus b}=a \bar{\oplus} b=a^{\prime} b^{\prime}+a b$. You will now analyze the 3 -variable XOR/XNOR functions:

- Take the 3-variable function $f(a, b, c)=a \oplus b \oplus c$. This function is really the $\operatorname{XOR}(a, b, c)$. Write down the truth-table, the ON-set minterms and obtain a simplified sum-of-product (SOP) form expression for the function. [Does there exist any simplification of this SOP form?]
- Now consider the 3 -variable function $f(a, b, c)=\overline{a \oplus b \oplus c}$. Think about it as a NOT of $\operatorname{XOR}(a, b, c)$. Obtain its minimized SOP form. [Again, does there exist any SOP form simplification?]
- Now consider the function $f(a, b, c)=a \bar{\oplus} b \bar{\oplus} c$, which is curiously called the 3-variable XNOR function.

Think of $f$ as $f=a \bar{\oplus} b \oplus c=(a \bar{\oplus} b) \bar{\oplus} c=a \bar{\oplus}(b \bar{\oplus} c)$. Construct the truth-table for this function, and derive the minimal SOP form for the function. Do you notice how $f=a \bar{\oplus} \bar{\oplus} c=a \oplus b \oplus c$ ?

- By the way, XOR/XNOR functions have many interesting properties; one of which you are asked to prove (or disprove): $f(a, b)=\bar{a} \oplus b=a \oplus \bar{b}=a \bar{\oplus} b$.

4) (A Digital Design Example - $\mathbf{1 5}$ points) You are asked to design the following warning circuit for your car. The warning signal W should be set to high voltage (logical 1) if: (i) the engine is running and the door is open; OR (ii) with the engine running, and somebody sitting in the driver's seat, and the belt is not fastened. Otherwise the output of the circuit is 0 . The circuit should rely on the following sensors:

- Sensor from the engine ( $\mathrm{C}=1$ if engine is running, otherwise it is 0 );
- Seat sensor ( $\mathrm{S}=1$ if somebody is sitting on the seat, otherwise 0 );
- Door sensor ( $\mathrm{D}=1$ if the door is closed, otherwise 0 );
- Belt sensor ( $B=1$ if it the belt is fastened, otherwise 0 ).

Derive the truth table corresponding to the above specifications. Subsequently, derive a simplified Boolean expression and draw the logic circuit using AND, OR and NOT gates.
5) (Minterms and Maxterms - 20 points) Consider the Boolean function $f(x, y, z)$ represented by the truth table shown in Table I.

TABLE I
Truth Table

| $x$ | $y$ | $z$ | $f$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

a) Derive the Minterm Canonical form (Sum of Minterms) expression of the Boolean function from the truth table.
b) Simplify the derived minterm canonical form as much as possible.
c) Derive the Maxterm Canonical form (also called the Canonical Product-of-Sum form) expression of the Boolean function from the truth table.
d) Is the minterm canonical form of the function logically equivalent to its maxterm canonical form? If yes, prove the equivalence of the expressions. If not, prove otherwise.
6) (CMOS Logic Gate Design - 10 points) Recall that CMOS logic gates consist of a pull-down and a pullup network comprising of NMOS and PMOS transistors, respectively. Moreover, CMOS gates implement
inverting logic. Keeping this in mind, design a CMOS gate that implements the following Boolean expressions. Note that you are asked to design just one logic gate implementing the entire Boolean function. Use as few transistors as possible. Make sure to label the input (gate of each transistor) variables accordingly. Furthermore, don't forget to show where the output of the logic gate is.
a) $\bar{A}+\bar{B}+\bar{C}$
b) $(\bar{A}+\bar{B}) \cdot(\bar{C}+\bar{D})$
7) (Pull-Up/Pull-Down Network in CMOS gates - 20 points) Consider the pull-down network (consisting of NMOS transistors) of a CMOS gate as shown in Fig. 1. Construct the corresponding pull-up network consisting of PMOS transistors. Recall, the pull-up and pull-down networks are duals of each other. Also, derive the logic function implemented by the gate. Briefly state the reasoning behind your design.


Fig. 1. Pull-down network of the gate is shown. Draw its corresponding pull-up network.

In addition to the above questions, I'm giving you a list of some exercise problems from the book that you can try to solve to gain some more practise with Logic Design and Simplification. These are not part of the HW, and they will not be graded. This is just a suggested exercise for you: Problems: 2.7, 2.12, 2.35.

