## Appendix B

## Implementation Technology



Figure B.1. Logic values as voltage levels.


$$
x=\text { "high" }
$$


(a) A simple switch controlled by the input $x$

(b) NMOS transistor

(c) Simplified symbol for an NMOS transistor

## Figure B.2. NMOS transistor as a switch.



$$
x=\text { "low" }
$$


(a) A switch with the opposite behavior of Figure 3.2 a

(b) PMOS transistor

(c) Simplified symbol for a PMOS transistor

Figure B.3. PMOS transistor as a switch.


Closed switch
when $V_{G}=V_{D D}$


Open switch
when $V_{G}=0 \mathrm{~V}$
(a) NMOS transistor



Open switch when $V_{G}=V_{D D}$


Closed switch when $V_{G}=0 \mathrm{~V}$
(b) PMOS transistor

Figure B.4. NMOS and PMOS transistors in logic circuits.


Figure B.5. A NOT gate built using NMOS technology.

(a) Circuit


| $x_{1}$ | $x_{2}$ | $f$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

(b) Truth table

(c) Graphical symbols

Figure B.6. NMOS realization of a NAND gate.

(a) Circuit

| $x_{1}$ | $x_{2}$ | $f$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

(b) Truth table

(c) Graphical symbols

Figure B.7. NMOS realization of a NOR gate.

(a) Circuit


| $x_{1}$ | $x_{2}$ | $f$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

(b) Truth table

(c) Graphical symbols

Figure B.8. NMOS realization of an AND gate.

(a) Circuit

| $x_{1}$ | $x_{2}$ | $f$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

(b) Truth table

(c) Graphical symbols

Figure B.9. NMOS realization of an OR gate.


Figure B.10. Structure of an NMOS circuit.


Figure B.11. Structure of a CMOS circuit.

(a) Circuit

(b) Truth table and transistor states

Figure B.12. CMOS realization of a NOT gate.

(a) Circuit

| $x_{1}$ | $x_{2}$ | $T_{1}$ | $T_{2}$ | $T_{3}$ | $T_{4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | on on off off | 1 |  |  |
| 0 | 1 | on off off on | 1 |  |  |
| 1 | 0 | off on on off | 1 |  |  |
| 1 | 1 | off off on on | 0 |  |  |

(b) Truth table and transistor state

Figure B.13. CMOS realization of a NAND gate.

(a) Circuit

| $x_{1}$ | $x_{2}$ | $T_{1}$ | $T_{2}$ | $T_{3}$ | $T_{4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | on on off off | 1 |  |  |
| 0 | 1 | on off off on | 0 |  |  |
| 1 | 0 | off on on off | 0 |  |  |
| 1 | 1 | off off on on | 0 |  |  |

(b) Truth table and transistor state

Figure B.14. CMOS realization of a NOR gate.


Figure B.15. CMOS realization of an AND gate.


Figure B.16. The circuit for Example B.1.


Figure B.17. The circuit for Example B.2.


| $V_{x_{1}}$ | $V_{x_{2}}$ | $V_{f}$ |
| :---: | :---: | :---: |
| L | L | H |
| L | H | H |
| H | L | H |
| H | H | L |

(a) Circuit
(b) Voltage levels

Figure B.18. Voltage levels in the circuit in Figure B.13.

| $x_{1}$ | $x_{2}$ | $f$ |
| :--- | :--- | :--- |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |


(a) Positive logic truth table and gate symbol

| $x_{1}$ | $x_{2}$ | $f$ |
| :---: | :---: | :---: |
| 1 | 1 | 0 |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 0 | 0 | 1 |


(b) Negative logic truth table and gate symbol

Figure B.19. Interpretation of the circuit in Figure B.18.

Please see "portrait orientation" PowerPoint file for Chapter B

Figure B.20. Interpretation of voltage levels.

(a) Dual-inline package

(b) Structure of 7404 chip

Figure B.21. A 7400-series chip.


Figure B.22. An implementation of $f=x_{1} x_{2}+x_{2} x_{3}$.


Figure B.23. The 74244 buffer chip.


Figure B.24. Programmable logic device as a black box.


Figure B.25. General structure of a PLA.


Figure B.26. Gate-level diagram of a PLA.


Figure B.27. Customary schematic for the PLA in Figure B.26.


Figure B.28. An example of a PLA.


Figure B.29. The 22V10 PAL device.


Figure B.30. The 22V10 macrocell.


Figure B.31. A PLCC package with socket.


Figure B.32. Structure of a complex programmable logic device (CPLD).


Figure B.33. A section of the CPLD in Figure B.32.

(a) CPLD in a Quad Flat Pack (QFP) package


Figure B.34. CPLD packaging and programming.

Please see "portrait orientation" PowerPoint file for Chapter B

Figure B.35. A field-programmable gate array (FPGA).

(a) Circuit for a two-input LUT

| $x_{1}$ | $x_{2}$ | $f_{1}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

(b) $f_{1}=\bar{x}_{1} \bar{x}_{2}+x_{1} x_{2}$

(c) Storage cell contents in the LUT

Figure B.36. A two-input lookup table (LUT).


Figure B.37. A three-input LUT.


Figure B.38. Inclusion of a flip-flop in an FPGA logic block.


Figure B.39. A section of a programmed FPGA.


Figure B.40. A section of two rows in a standard-cell chip.

## $\square \square \square \square \square \cdots \square \square$

$\square \quad D_{0} D^{\circ} D^{\circ} D_{0} D_{0} \ldots D_{0} D^{\circ} \square$

$\stackrel{-}{\bullet}$

$\square \quad D_{0} \square \circ \square \circ D_{0} D_{0} \ldots D_{0} D_{0} \square$
$\square D^{\circ} D^{\circ} D^{\circ} D^{\circ} D^{\circ} \ldots D^{\circ} D^{\circ} \square$


Figure B.41. A sea-of-gates gate array.


Figure B.42. The logic function $f_{1}=x_{2} \bar{x}_{3}+x_{1} x_{3}$ in the gate array of Figure B.41.

(a) When $V_{G S}=0 \mathrm{~V}$, the transistor is off

Figure B. $43 a$. NMOS transistor when turned off.

(b) When $V_{G S}=5 \mathrm{~V}$, the transistor is on

Figure B. 43 b . NMOS transistor when turned on.


Figure B.44. The current-voltage relationship in the NMOS transistor.

(a) NMOS NOT gate

(b) $V_{x}=5 \mathrm{~V}$

Figure B.45. Voltage levels in the NMOS inverter.


Figure B.46. The voltage transfer characteristic for the CMOS inverter.

(a) A NOT gate driving another NOT gate

(b) The capacitive load at node A

Figure B.47. Parasitic capacitance in integrated circuits.


Figure B.48. Voltage waveforms for logic gates.

(a) Small transistor

(b) Larger transistor

Figure B.49. Transistor sizes.

(a) Current flow when input $\mathrm{V}_{\mathrm{x}}$ changes from 0 V to 5 V
(b) Current flow when input $\mathrm{V}_{\mathrm{x}}$ changes from 5 V to 0 V

Figure B.50. Dynamic current flow in CMOS circuits.


Figure B.51. NMOS and PMOS transistors used in the opposite way from Figure B. 4.

(a) An AND gate circuit

| Logic <br> value | Voltage | Logic <br> value |
| :---: | :---: | :---: |
| $x_{1}$ | $x_{2}$ | $V_{f}$ |
| 0 | 0 | 1.5 V |
| 0 | 1 | 1.5 V |
| 1 | 0 | 1.5 V |
| 1 | 1 | 3.5 V |

(b) Truth table and voltage levels

Figure B.52. A Poor implementation of a CMOS AND gate.


Figure B.53. A transmission gate.


Figure B.54. A 2-to-1 multiplexer built using transmission gates.


Figure B.55. Implementation of an XOR gate.


Figure B.56. Using transmission gates to implement a gated D latch.



Figure B.58. High fan-in NMOS NOR gate.

(a) Inverter that drives nother inverters

(b) Equivalent circuit for timing purposes

(c) Propagation times for different values of $n$

Figure B.59. The effect of fan-out on propagation delay.

(a) Implementation of a driver

(b) Graphical symbol

Figure B.60. A noninverting buffer.

(a) A tri-state driver

(b) Implementation

Figure B.61. Tri-state driver.

(a)

(c)

(b)

(d)

Figure B.62. Tri-state driver.


Figure B.63. An application of tri-state drivers.


Figure B.64. An SRAM cell.


Figure B.65. A $2 \times 2$ array of SRAM cells.


Figure B.66. A $2^{m} \mathrm{x} n$ SRAM block.


Figure B.67. An example of a NOR-NOR PLA.

# Please see "portrait orientation" PowerPoint file for Chapter B 

Figure B.68. Using EEPROM transistors to create a programmable NOR plane.




Figure B.71. PAL programmed to implement two functions in Figure B.70.


Figure B.72. A $2^{m} \mathrm{X} n$ read-only memory (ROM) block.


Figure B.73. Pass-transistor switches in FPGAs.


Figure B.74. Restoring a high voltage level.


Figure B.75. The AOI cell for Example B.13.


Figure B.76. Circuit for Examples B. 13 and B.14.


Figure B.77. The pseudo-NMOS inverter.


Figure PB.1. A sum-of-products CMOS circuit.


Figure PB.2. A CMOS circuit built with multiplexers.


Figure PB.3. Circuit for problem B.3.


Figure PB.4. A three-input CMOS circuit.


Figure PB.5. A four-input CMOS circuit.


Figure PB.6. The PDN in a CMOS circuit.


Figure PB.7. The PUN in a CMOS circuit.


Figure PB.8. The pseudo-PMOS inverter.


Figure PB.9. A gate-array logic cell.


Figure PB.10. Circuit for problem B.51.


Figure PB.11. Circuit for problem B. 52.

