On the Rectifiability of Arithmetic Circuits using Craig Interpolants in Finite Fields

Utkarsh Gupta1 Irina Ilioaea2 Vikas Rao1 Arpitha Srinath1 Priyank Kalla1 Florian Enescu2
1Electrical and Computer Engineering, University of Utah, Salt Lake City UT, USA
2Mathematics and Statistics, Georgia State University, Atlanta GA, USA

Abstract—When formal verification of arithmetic circuits identifies the presence of a bug in the design, the task of rectification needs to be performed to correct the function implemented by the circuit so that it matches the given specification. This paper addresses the problem of rectification of buggy finite field arithmetic circuits. The problems are formulated by means of a set of polynomials (ideals) and solutions are proposed using concepts from computational algebraic geometry. Single-fix rectification is addressed – i.e. the case where any (set of) bugs can be rectified at a single net (gate output). We determine if single-fix rectification is possible at a particular location, formulated as the Weak Nullstellensatz test. Subsequently, we introduce the concept of Craig interpolants in polynomial algebra over finite fields and show that the rectification function can be computed using algebraic interpolants. Experimental results demonstrate the superiority of our approach against SAT-based approaches.

I. INTRODUCTION

Past few years have seen extensive investigations into formal verification of arithmetic circuits. Circuits that implement polynomial computations over large bit-vector operands are hard to verify using methods such as SAT/SMT-solvers, decision diagrams, etc. Recent techniques have investigated the use of polynomial algebra and algebraic geometry techniques for their verification. These include verification of integer arithmetic circuits [1] [2] [3] and also finite field circuits [4] [5]. While these are successful in proving correctness or detecting the presence of bugs, the problem of debugging and correction of arithmetic circuits has only just begun to be addressed [6], [7].

In this paper, we address the problem of rectification of buggy finite field arithmetic circuits. Our problem setup is as follows:

- A specification model (Spec) is given either as a polynomial description f_{spec} over a finite field, or as a golden model of a finite field arithmetic circuit. The finite field considered is the field of 2^k elements (denoted by \mathbb{F}_{2^k}), where k corresponds to the operand-width (bit-vector word length). An implementation circuit C is also given.
- Equivalence checking is performed between the Spec and the circuit C, and the presence of a bug is detected. No restrictions on the number, type, or locations of the bugs are assumed.

We assume that error-diagnosis has been performed, and a subset X of the nets of the circuit is identified as potential rectification locations.

Given the Spec, the buggy implementation circuit C, the set X of potential rectifiable locations, our objective is to determine whether or not the buggy circuit can be rectified at one particular net (location) x_i \in X. This is called single-fix rectification in literature [8]. If a single-fix rectification does exist at net x_i in the buggy circuit, then our subsequent objective is to derive a polynomial function U(X_{PI}) in terms of the set of primary input variables X_{PI}. This polynomial can be translated (synthesized) into a logic subcircuit such that x_i = U(X_{PI}) acts as the rectification function for the buggy circuit C so that C matches the specification.

Another important contribution of our work is that we show that the rectification function U(X_{PI}) can be determined based on the concept of Craig interpolants [9] in algebraic geometry. While Craig interpolation is a well-studied concept in propositional and first-order logic theories, we recently showed in [10] that polynomial algebra in finite fields also admits Craig interpolation, and described algorithms to compute interpolants. Based on our results of [10], we show how to compute a rectification function using Craig interpolation in finite fields.

Our techniques and algorithms are based on symbolic computer algebra and algebraic geometry – particularly on the concepts of the Weak Nullstellensatz and Gröbner bases [11]. We show how to apply our techniques to rectify finite field arithmetic circuits, where conventional SAT-solver based rectification approaches are infeasible.

Review of the Previous Work: Automated diagnosis and rectification of digital circuits has been addressed in [12], [13]. The paper [14] presents algorithms for synthesizing Engineering Change Order (ECO) patches. The use of interpolation for ECO has been presented in [8], [15], [16]. The single-fix rectification function approach in [15], [16] has been extended in [8] to generate multiple partial-fix functions. As these approaches are SAT-based, they work well for random logic circuits but are not efficient for arithmetic circuits. In contrast to these works, our work presents a word-level formulation for single-fix rectification. Computer algebra has been utilized for circuit debugging and rectification in [17], [6], [7]. These approaches rely heavily on the structure of the circuit for coefficient calculation. If the arithmetic circuit contains redundancies, the approach may not identify the buggy gate due to ambiguity in coefficient values. On the
other hand, our approach although more efficient for finite field arithmetic circuits, is applicable to any circuit in general.

The paper is organized as follows. The following section describes preliminary concepts in computer algebra and describes an equivalence checking framework using the Weak Nullstellensatz over finite fields. Section III presents our main theorem on identifying a rectification location and obtaining the correction function using Craig interpolants in finite fields. Section IV presents our experimental results and section V concludes the paper.

II. PRELIMINARIES

Let $\mathbb{F}_q$ denote the finite field of $q$ elements where $q = 2^k$ and $k$ is the operand width. Let $R = \mathbb{F}_q[x_1,\ldots,x_n]$ be the polynomial ring in $n$ variables $x_1,\ldots,x_n$, with coefficients from $\mathbb{F}_q$. A monomial is a power product of variables $x_1^{e_1} x_2^{e_2} \cdots x_n^{e_n}$, where $e_i \in \mathbb{Z}_{\geq 0}, i \in \{1,\ldots,n\}$. A polynomial $f \in R$ is written as a finite sum of terms $f = c_1 x_1 + c_2 x_2 + \cdots + c_i x_i$, where $c_1,\ldots,c_i$ are coefficients and $x_1,\ldots,x_i$ are monomials. A monomial order $>$ (or a term order) is imposed on the ring so that the monomials of all polynomials $f = c_1 x_1 + c_2 x_2 + \cdots + c_i x_i$ are ordered w.r.t. $>$, such that $X_1 > X_2 > \cdots > X_n$, where $lm(f) = X_1$ is called the leading monomial of $f$. In this work, we employ lexicographic (lex) term orders (see Definition 1.4.3 in [11]).

We model the given circuit $C$ by a set of multivariate polynomials $f_1,\ldots,f_s \in \mathbb{F}_2[x_1,\ldots,x_n]$; hence $x_1,\ldots,x_n$ denote the nets (signals) of the circuit. Every Boolean logic gate of $C$ is represented by a polynomial in $\mathbb{F}_2$, as $\mathbb{F}_2 \subset \mathbb{F}_2$. This is shown below. Note that in $\mathbb{F}_2$, $-1 = +1$.

\[
\begin{align*}
  z &= -a \rightarrow z + a + 1 \pmod{2} \\
  z &= a \land b \rightarrow z + a \cdot b \pmod{2} \\
  z &= a \lor b \rightarrow z + a + b + a \cdot b \pmod{2} \\
  z &= a \oplus b \rightarrow z + a + b \pmod{2}
\end{align*}
\]

Given a set of polynomials $F = \{f_1,\ldots,f_s\}$ in $R$, the ideal $J \subseteq R$ generated by them is:

\[
J = \langle f_1,\ldots,f_s \rangle = \{ h_1 \cdot f_i : h_i \in R \}.
\]

The polynomials $f_1,\ldots,f_s$ form the generators of $J$.

Let $a = (a_1,\ldots,a_n) \in \mathbb{F}_q^n$ be a point in the affine space, and $f$ a polynomial in $R$. If $f(a) = 0$, we say that $f$ vanishes on $a$. In verification, we have to analyze the set of all common zeros of the polynomials of $F$ that lie within the field $\mathbb{F}_q$. In other words, we need to analyze solutions to the system of polynomial equations $f_1 = f_2 = \cdots = f_s = 0$. This zero set is called the variety. It depends not just on the given set of polynomials but rather on the ideal generated by them. We denote it by $V(J) = V(f_1,\ldots,f_s)$, where:

\[
V(J) = V(f_1,\ldots,f_s) = \{ a \in \mathbb{F}_q^n : \forall f \in J, f(a) = 0 \}.
\]

We denote the complement of a variety, $\mathbb{F}_q^n \setminus V(J)$, by $\overline{V(J)}$.

Algebraic Miter for Equivalence Checking: Given $f_{\text{spec}}$ as the specification polynomial, we need to construct an algebraic miter between $f_{\text{spec}}$ and $C$. For equivalence checking, we need to prove that the miter is infeasible. Fig. 1 depicts how a word-level algebraic miter is setup. Suppose that $A = \{a_0,\ldots,a_{k-1}\}$ and $Z = \{z_0,\ldots,z_{k-1}\}$ denote the $k$-bit primary inputs and outputs of the finite field circuit. Then $A = \sum_{i=0}^{k-1} a_i \alpha^i, Z = \sum_{i=0}^{k-1} z_i \alpha^i$ correspond to the word-level polynomials for the inputs and outputs of the circuit. Here $\alpha$ is the primitive element of $\mathbb{F}_{2^k}$. Let $Z_S$ be the word-level output for $f_{\text{spec}}$, which computes some polynomial function $J(A)$ of $A$, so that $f_{\text{spec}} : Z_S + f_J(\mathbb{F}(A))$. The word-level outputs $Z, Z_S$ are mitered to check if for all inputs, $Z \neq Z_S$ is infeasible.

In finite fields, the disequation $Z \neq Z_S$ can be modeled as a single polynomial $f_m$, called the miter polynomial, where $f_m = t \cdot (Z - Z_S) - 1$, and $t$ is introduced as a free variable. If $Z = Z_S$, $Z - Z_S = 0$. So $f_m = t : 0 \cdot 1 + 0$ has no solutions (miter is infeasible). Whereas if for some input $A$, $Z \neq Z_S$, then $Z - Z_S \neq 0$. Then $f_m : t = 1 = 0$ has a solution as $t \cdot t^{-1} = 0$ becomes multiplicative inverses of each other. Thus the miter becomes feasible.

In this way, equivalence checking using the algebraic model is solved as follows: Construct an ideal $J = \langle f_{\text{spec}}, f_1,\ldots,f_s, f_m \rangle$, as described above. Then determine if the variety $V(J) = \emptyset$. If $V(J) = \emptyset$, the miter is infeasible, and $C$ implements $f_{\text{spec}}$. If $V(J) \neq \emptyset$, the miter is feasible, and there exists a bug in the design.

The Weak Nullstellensatz: To ascertain whether $V(J) = \emptyset$, we employ the Weak Nullstellensatz over $\mathbb{F}_q$, for which we use the following notations. Given two ideals $J_1 = \langle f_1,\ldots,f_s \rangle, J_2 = \langle h_1,\ldots,h_t \rangle$, the sum $J_1 + J_2 = \langle f_1,\ldots,f_s, h_1,\ldots,h_t \rangle$, and $V(J_1) + V(J_2) = V(J_1) \cap V(J_2)$. Moreover, if $J_1 \subseteq J_2$ then $V(J_1) \supseteq V(J_2)$.

For all elements $a \in \mathbb{F}_q, a \cdot \alpha^i = a$. Therefore, the polynomial $x^d - x$ vanishes everywhere in $\mathbb{F}_q$, and is called the vanishing polynomial of the field. Let $J_0 = \langle x^0 - x_1,\ldots,x^n - x_n \rangle$ be the ideal of all vanishing polynomials in $R$.

Theorem II.1 (The Weak Nullstellensatz over finite fields (from Theorem 3.3 in [18])). For a finite field $\mathbb{F}_q$ and the ring $R = \mathbb{F}_q[x_1,\ldots,x_n]$, let $J = \langle f_1,\ldots,f_s \rangle \subseteq R$, and let $J_0 = \langle x_1^n - x_1,\ldots,x_n^n - x_n \rangle$ be the ideal of vanishing polynomials. Then $V(J) = \emptyset \iff 1 \in J + J_0$.

To determine whether $V(J) = \emptyset$, we need to test whether or not the unit element 1 is a member of the ideal $J + J_0$. For this ideal membership test, we need to compute a Gröbner basis of $J + J_0$.

Gröbner Basis of Ideals: An ideal may have many different sets of generators: $J = \langle f_1,\ldots,f_s \rangle = \cdots = \langle g_1,\ldots,g_t \rangle$. Given a non-zero ideal $J$, a Gröbner basis (GB) for $J$ is a finite set of polynomials $G = \langle g_1,\ldots,g_t \rangle$ satisfying $(\langle \text{lm}(f) \mid f \in J \rangle) = \langle \text{lm}(g_1),\ldots,\text{lm}(g_t) \rangle$. Then $J = \langle G \rangle$ holds and so $G = GB(J)$ forms a basis for $J$. A GB $G$ possesses important properties
Theorem II.2 (Elimination Theorem (from Theorem 2.3.4 [11])). Given an ideal $J \in R$ and its GB $G$ w.r.t. the lexicographical (lex) order on the variables where $x_1 > x_2 \cdots > x_n$, then for every $0 \leq l \leq n$ we denote by $G_l$ the GB of $l$-th elimination ideal of $J$ and compute it as:

$$G_l = G \cap \mathbb{F}_q[x_{l+1}, \ldots, x_n].$$

$G_l$ is called the $l$-th elimination ideal as it eliminates the first $l$ variables from $J$.

III. Theory

This section presents our main theorem on checking whether a buggy circuit is single fix rectifiable, and a procedure for computing a correction function using the theory and algorithms on Craig interpolants in finite fields [10].

After the verification of a circuit against the specification detects the presence of a bug in the design, we are provided with a list of potential gate-output nets $x_i$'s. The circuit may or may not be rectified at a particular $x_i$. First we ascertain that the circuit can indeed be rectified at some $x_i$ and then apply a correction function $U(X_{pi})$ as $x_i = U(X_{pi})$.

A. Single Fix Rectification

In this subsection, we formally set up the problem of single fix circuit rectification. Using the Weak Nullstellensatz (Theorem II.1), we formulate the test for rectifiability at a gate output $x_i$ in the circuit. The following proposition will be used later in this subsection.

Proposition III.1. Given two ideals $J_1$ and $J_2$ over some finite field such that $V(J_1) \cap V(J_2) = \emptyset$, there exists a polynomial $U$ which satisfies $V(J_1) \subseteq V(U) \subseteq V(J_2)$.

Proof. Over finite fields, $V(J_1)$ and $V(J_2)$ are finite sets of points. There exists a set of points which contains $V(J_1)$ and does not intersect with $V(J_2)$. As every set of points in finite fields is a variety, let this variety be denoted by $V(J_1)$, where $J_1$ is the corresponding ideal. Then $V(J_1) \subseteq V(J_1) \subseteq V(J_2)$.

In addition, we can construct a polynomial $U$ whose roots are exactly the points in $V(J_1)$ by means of the Lagrange’s interpolation formula.

Now we present the theorem to check the circuit’s rectifiability at some gate output. Let us assume that a potential rectifiable gate output is $x_i$ (i.e. $I^h$ gate) and a possible function in primary inputs that can be implemented is $x_i = U(X_{pi})$ so that the $I^h$ gate is represented by a polynomial $f_i : x_i + U(X_{pi})$. The ideal constructed from the polynomials for the gates $f_1, \ldots, f_s$ of the circuit, the specification polynomial $f_{spec}$, and the miter polynomial $f_m$, is denoted by $J$:

$$J = \langle f_{spec}, f_1, \ldots, f_s : x_i + U(X_{pi}), \ldots, f_m \rangle.$$

The following theorem checks whether the circuit is indeed rectifiable at gate with output net $x_i$.

Theorem III.1. Construct two ideals:

- $J_L = \langle f_{spec}, f_1, \ldots, f_s : x_i + 1, \ldots, f_s, f_m \rangle$ where $f_i : x_i + U(X_{pi})$ in $J$ is replaced with $f_i : x_i + 1$.
- $J_H = \langle f_{spec}, f_1, \ldots, f_s : x_i, \ldots, f_s, f_m \rangle$ where $f_i : x_i + U(X_{pi})$ in $J$ is replaced with $f_i : x_i$.

Compute $E_L = (J_L + J_0) \cap \mathbb{F}_q [X_{pi}]$ and $E_H = (J_H + J_0) \cap \mathbb{F}_q [X_{pi}]$ to be the respective elimination ideals, where all the non-primary input variables have been eliminated. Then the circuit can be rectified with a logic function at net $x_i$ with the polynomial function $f_i : x_i + U(X_{pi})$ to implement the specification iff $1 \in E_L + E_H$.

Proof. We will first prove the if case of the theorem. Assume $1 \in E_L + E_H$, or equivalently $V_{X_{pi}}(E_L) \cap V_{X_{pi}}(E_H) = \emptyset$. Using Proposition III.1, we can find a polynomial $U(X_{pi})$ such that

$$V_{X_{pi}}(E_L) \subseteq V_{X_{pi}}(U(X_{pi})) \subseteq V_{X_{pi}}(E_H) \tag{2}$$

where the universal set for computing $V_{X_{pi}}(E_H)$ is $\mathbb{F}_q^{X_{pi}}$. Let us assume that a point $p$ exists in $V(J)$. Point $p$ is an assignment to every variable in $J$ such that all the generators of $J$ are satisfied. We denote by $a$, the projection of $p$ on the primary inputs (the primary input assignments under $p$). There are only two possibilities for $U(X_{pi})$.

1) $U(a) = 1$, or in other words $a \notin V_{X_{pi}}(U(X_{pi}))$. It also implies that the value of $x_i$ under $p$ must be 1 because $x_i + U(X_{pi})$ needs to be satisfied. Since the generator $f_i$
of $J_L$ also forces $x_i$ to be 1 and all its other generators are exactly the same as that of $J$. $p$ is also a point in $V(J_L)$. Moreover, $E_L$ is the elimination ideal of $J_L$, and therefore, $a \in V_{X_{p}}(E_L)$. But this a contradiction to our assumption that $V_{X_{p}}(E_L) \subseteq V_{X_{p}}(U(X_{p}))$ and such a point $a$ (and $p$) does not exist.

2) $U(a) = 0$, or in other words $a \in V_{X_{p}}(U(X_{p}))$. Using similar argument as the previous case, we can show that $a \in V_{X_{p}}(E_H)$. This is again a contradiction to our assumption $V_{X_{p}}(U(X_{p})) \subseteq V_{X_{p}}(E_H)$.

In conclusion, there exists no point in $V(J)$ (or the miter is infeasible) when $U(X_{p})$ satisfies Eqn. 2, and therefore, circuit can be rectified at $x_i$.

Now we will prove the only if direction of the proof. We show that if $1 \not\in E_L + E_H$, then there exists no polynomial $U(X_{p})$ that can rectify the circuit. If $1 \not\in E_L + E_H$, then $E_L$ and $E_H$ have a common zero. Let $a$ be a point in $V_{X_{p}}(E_L)$ and $V_{X_{p}}(E_H)$. This point can be extended to some points $p'$ and $p''$ in $V(J_L)$ and $V(J_H)$, respectively. Notice that in point $p'$ the value of $x_i$ will be 1, and in $p''$ $x_i$ will be 0. Any polynomial $U(X_{p})$ will either evaluate to 0 or 1 for the assignment $a$ to the primary inputs. If it evaluates to 1, then we can say that $p'$ is in $V(J)$ as $f_j$ in $J$ forces $x_i = 1$ and all other generators of $J$ and $J_L$ are same. This implies that $f_m(p') = 0$ ($f_m$: miter polynomial is feasible) and this choice of $U(X_{p})$ will not rectify the circuit. If $U(X_{p})$ evaluates to 0, then $p''$ is a point in $V(J)$.

Therefore, no choice of $U(X_{p})$ can rectify the circuit if $1 \not\in E_L + E_H$.

---

**Example III.1.** Consider the buggy modulo multiplier circuit in Fig. 2 where the gate output $r_0$ should have been the output of an XOR gate and the AND gate has been incorrectly implemented. We want to apply Thm. III.1 at $r_0$. The polynomials for the gates of the correct circuit implementation are,

$$
\begin{align*}
 f_1 : c_0 + a_0 \cdot b_0; \\
 f_2 : c_1 + a_0 \cdot b_1; \\
 f_3 : c_2 + a_1 \cdot b_0; \\
 f_4 : c_3 + a_1 \cdot b_1; \\
 f_5 : r_0 + c_1 + c_2; \\
 f_6 : z_0 + c_0 + c_3;
\end{align*}
$$

The problem is modeled over $\mathbb{F}_2$ and $\alpha$ is the primitive element of $\mathbb{F}_4$. The word-level polynomials are $f_s : Z + z_0 + z_1 \alpha, f_s : A + a_0 + a_1 \alpha,$ and $f_{10} : B + b_0 + b_1 \alpha$. The specification polynomial is $f_{\text{spec}} : Z + A B$. We create a miter polynomial against this specification as $f_m : t(Z - Z_0) - 1$.

---

The ideals $J_L$ and $J_H$ are as follows,

**Example III.2.** Consider the ring $R = \mathbb{F}_2[a,b,c,d,e]$, partition the variables as $A = \{a\}, B = \{e\}, C = \{b,c,d\}$. Let ideals

$$
J_A = \langle ab, bd, bc + c, cd, bd + b + d + 1 \rangle + J_{0,A,C}
$$

$$
J_B = \langle b, d, ec + e + c + 1, ec \rangle + J_{0,B,C}
$$

where $J_{0,A,C}$ and $J_{0,B,C}$ are the corresponding ideals of vanishing polynomials. Then, we have

$$
V_{A,B,C}(J_A) = \mathbb{F}_q^B \times V_{A,C}(J_A) = (abcde) : \\
\{01000, 00010, 01100, 10010, 01001, 00011, 01101, 10011\}
$$

$$
V_{A,B,C}(J_B) = \mathbb{F}_q^A \times V_{B,C}(J_B) = (abcde) : \\
\{00001, 00100, 10001, 10100\}
$$

The ideals $J_A, J_B$ have no common zeros as $V_{A,B,C}(J_A) \cap V_{A,B,C}(J_B) = \emptyset$. The pair $(J_A, J_B)$ admits a total of 8 interpolants:

1) $V(J_S) = \langle bcd \rangle : \{001, 100, 110\}$
2) $V_c(J_b) = \langle bcd \rangle : \{001, 100, 110, 101\}$
3) $V_c(J_b) = \langle bcd \rangle : \{001, 100, 110, 111\}$
4) $V_c(J_b) = \langle bcd \rangle : \{001, 100, 110, 111\}$
5) $V_c(J_b) = \langle bcd \rangle : \{001, 100, 110, 111\}$
6) $V_c(J_b) = \langle bcd \rangle : \{001, 100, 110, 111\}$
7) $V_c(J_b) = \langle bcd \rangle : \{001, 100, 110, 111\}$
8) $V_c(J_b) = \langle bcd \rangle : \{001, 100, 110, 111\}$
7) \( V_C(J_0) = (bcd) : \{001, 100, 110, 101, 011\} \)
   \( J_0 = (bd + b + d + 1, bc + cd + c) \)
8) \( V_C(J_1) = (bcd) : \{001, 011, 100, 110, 111\} \)
   \( J_1 = (bd + b + d + 1) \).

It is easy to check that all \( V(J_1) \) satisfy the 3 conditions of Def. III.1. Note also that \( V(J_1) \) is the smallest interpolant, contained in every other interpolant. Likewise, \( V(J_1) \) contains all other interpolants and it is the largest. The other containment relationships are shown in the corresponding interpolant lattice in Fig. 3; \( V_C(J_1) \subset V_C(J_5), V_C(J_1) \subset V_C(J_6), \) etc.

![Interpolant lattice for Example III.2](image)

**Fig. 3: Interpolant lattice for Example III.2**

**Theorem III.2.** (from Theorem IV.1 in [10]) An ideal-interpolant \( J_1 \), and correspondingly the interpolant \( V_{A,B,C}(J_1) \), as given in Def. III.1, always exists.

Another result from [10] (Theorem IV.2) that we make use of here is that the smallest interpolant can be computed as \( J_1 = J_A \cap F_q[C] \).

Back to our formulation of single fix rectification, we have \( 1 \in E_L + E_H \lor \left(V(E_L) \cap \left(V(E_H) = \emptyset \right) \right) \). \( E_L \) and \( E_H \) are elimination ideals containing only \( X_{PI} \) variables. As a result, the set of variables \( A, B, \) and \( C \) are primary inputs. Moreover, we want to compute an ideal \( J_1 \) in \( X_{PI} \) such that \( V_{X_{PI}}(E_L) \subseteq V_{X_{PI}}(J_1) \) and \( V_{X_{PI}}(J_1) \cap V_{X_{PI}}(E_H) = \emptyset \). The smallest ideal-interpolant \( J_1 = E_L \cap \bigcap_j \{E_j \} \) itself. Therefore, we use \( E_L \) to compute the correction function \( U(X_{PI}) \).

**C. Obtaining \( U(X_{PI}) \) from \( E_L \)**

In finite fields, given an ideal \( J \), it always possible to find a polynomial \( U \) such that \( V(U) = V(J) \). The reason is that every ideal in a finite field has a finite variety and a polynomial with those points as its roots can always be constructed. Let the generators of \( J \) be denoted by \( g_1, \ldots, g_t \). We can compute \( U \) as,

\[
U = (1 + g_1)(1 + g_2) \cdots (1 + g_t) + 1
\]  

(3)

It is easy to assert that \( V(U) = V(J_1) \). Using the Eqn. 3, we can write a recursive procedure as presented in Algorithm 1 to compute \( U \). In addition, at every recursive step we also reduce the intermediate sum by \( J_0 \) (line 6) to avoid large degree terms.

In our setting, \( U = U(X_{PI}) \) and \( J = E_L \), and therefore, we can find a correction function \( x_1 + U(X_{PI}) \) which can be used to rectify the circuit.

Using this procedure for Example III.1, we have \( U(X_{PI}) \) as \( a_0b_1 + a_1b_0 \) and the correction function as \( r_0 + a_0b_1 + a_1b_0 \) which can be synthesized as \( r_0 = (a_0 \land b_1) + (a_1 \land b_0) \) (replacing the modulo 2 product and sum with Boolean AND and XOR, respectively).

**IV. Experimental Results**

We have performed experiments on finite field arithmetic circuits (used in cryptography) where the implementation is different from the specification due to exactly one gate. This is to ensure that a single fix rectification is feasible. We implement the procedure described in the previous section (Thm. III.1 and Algo. 1) using the SINGULAR symbolic algebra computation system [ver. 4-1-0][19]. The experiments were conducted on a desktop computer with a 3.5GHz Intel Core™ i7-4770K Quad-core CPU, 16 GB RAM, running 64-bit Linux OS.

We have performed experiments with three different types of finite field benchmarks. First two of them are Mastrovito and Montgomery multiplier circuits used for modular multiplication. Mastrovito multipliers compute \( Z = A \times B \mod P(x) \) where \( P(x) \) is a given primitive polynomial for the datapath size \( k \). Montgomery multipliers are preferred for exponentiation operations (often required in cryptosystems) over Mastrovito multipliers. The last set of benchmarks are circuits implementing point addition over elliptic curve used for encryption, decryption and authentication in elliptic curve cryptography. 

**TABLE I: Mastrovito multiplier rectification against Montgomery multiplier specification.** Time in seconds; Time-out = 5400s; \( k \): Operand width

<table>
<thead>
<tr>
<th>( k )</th>
<th>( # ) of Gates</th>
<th>SAT</th>
<th>Thm. III.1</th>
<th>Algo. 1</th>
<th>Mem</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>48</td>
<td>0.09</td>
<td>0.03</td>
<td>0.001</td>
<td>8.16 MB</td>
</tr>
<tr>
<td>8</td>
<td>292</td>
<td>319</td>
<td>158,34</td>
<td>0.41</td>
<td>0.006</td>
</tr>
<tr>
<td>9</td>
<td>237</td>
<td>396</td>
<td>4,357</td>
<td>0.47</td>
<td>0.001</td>
</tr>
<tr>
<td>10</td>
<td>285</td>
<td>480</td>
<td>TO</td>
<td>0.84</td>
<td>0.001</td>
</tr>
<tr>
<td>16</td>
<td>1,836</td>
<td>1,152</td>
<td>TO</td>
<td>73.63</td>
<td>0.024</td>
</tr>
<tr>
<td>32</td>
<td>5,482</td>
<td>4,352</td>
<td>TO</td>
<td>3621</td>
<td>0.043</td>
</tr>
</tbody>
</table>

First we present the results for the case where the Thm. III.1 is applied at a gate location such that the circuit is completely rectifiable. Table I compares the execution time for SAT based approach [8] and our approach (Theorem III.1) for checking whether a buggy Mastrovito multiplier can be rectified at a certain location in the circuit against a Montgomery multiplier specification. We have implemented the SAT procedure using the abc tool [20]. We execute the command inter on the ON set and OFF set as described in [8]. The SAT based procedure...
is unable to perform the necessary unsatisfiability check for circuits beyond of 9 bit operand words. Using our approach, the polynomial $U(X_{pp})$ needed for rectification is computed from $E_L$ and the time is reported in Table I in the Algo. 1 column. The last column in the table is the memory usage of our approach.

We can also perform the rectification when a polynomial specification is given instead of a specification circuit. Table II shows the result of checking whether the incorrect Mastrovito implementation can be rectified at a particular location against the word level specification polynomial $Z_5 = AB$.

**TABLE II: Mastrovito multiplier rectification against polynomial specification $Z_5 = AB$. Time in seconds; Time-out = 5400s; $k$: Operand width**

<table>
<thead>
<tr>
<th>$k$</th>
<th># of Gates</th>
<th>Thm. III.1</th>
<th>Algo. I</th>
<th>Mem</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>48</td>
<td>0.01</td>
<td>0.001</td>
<td>7.24 MB</td>
</tr>
<tr>
<td>8</td>
<td>292</td>
<td>0.08</td>
<td>0.006</td>
<td>14.95 MB</td>
</tr>
<tr>
<td>16</td>
<td>1,236</td>
<td>4.83</td>
<td>0.018</td>
<td>0.02 GB</td>
</tr>
<tr>
<td>32</td>
<td>5,482</td>
<td>100.52</td>
<td>0.015</td>
<td>1.42 GB</td>
</tr>
<tr>
<td>64</td>
<td>21,813</td>
<td>4,989</td>
<td>0.117</td>
<td>17.25 GB</td>
</tr>
</tbody>
</table>

Point addition operation can be represented as polynomials because modern approaches represent the points in projective coordinate systems, e.g., the López-Dahab (LD) projective coordinate [21]. Each of these polynomials can be implemented as a circuit. Table III shows the result for one of these blocks. For all the experiments, the most computationally expensive part is the computation of ideals $E_L$ and $E_H$.

**TABLE III: Point Addition circuit rectification against polynomial specification $D = B^2 \cdot (C + aZ_2^2)$. Time in seconds; Time-out = 5400s; $k$: Operand width**

<table>
<thead>
<tr>
<th>Field Size ($k$)</th>
<th># of Gates</th>
<th>Thm. III.1</th>
<th>Algo. I</th>
<th>Mem</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>243</td>
<td>0.05</td>
<td>0.022</td>
<td>9.73 MB</td>
</tr>
<tr>
<td>16</td>
<td>1,277</td>
<td>3.48</td>
<td>0.019</td>
<td>88.78 MB</td>
</tr>
<tr>
<td>32</td>
<td>3,918</td>
<td>86.75</td>
<td>0.028</td>
<td>0.47 GB</td>
</tr>
<tr>
<td>64</td>
<td>1,5305</td>
<td>4,923</td>
<td>0.053</td>
<td>7.13 GB</td>
</tr>
</tbody>
</table>

We also performed experiments where we apply Thm. III.1 at a gate output which cannot rectify the circuit. We used Montgomery circuit as the specification and Mastrovito as the implementation as we did for the experiments in Table I. For 4 and 8 bits size cases, the execution time was comparable for Thm. III.1 and SAT based approach and was ~ 0.1 seconds. When we tried the 16 bit case, the SAT based approach was able to complete in 0.11 seconds. On the other hand, Thm. III.1 formulation resulted in a memory explosion and consumed ~ 30 GB of memory in 5-6 minutes. This is due to the fact when $1 \notin E_L + E_H$, then $GB(E_L + E_H)$ is not equal to $\{1\}$ and the Gröbner basis algorithm produces a very large generating set. To improve our approach we are working on term ordering heuristics so that our approach can perform efficiently in both cases. We also want to employ better data structures as SINGULAR’s data structure is not very memory efficient and also has an upper limit on the number of variables (32,768) that can be accommodated in the system.

**V. Conclusion**

This paper considers the single-fix rectification of circuits after the verification has detected a bug in the design. A number of possible gate outputs are provided whose functionality can be changed so that circuit corresponds to the specification. We want to select one such (single) gate output so that by applying a correction function there, the circuit is rectified. We present a theorem that answers definitively whether a single fix rectification is feasible at a particular gate output. We also briefly describe the notion and definition of Craig interpolants in finite fields which is used to obtain a correction function. Experiments performed over finite field arithmetic circuits shows the efficiency of our approach and also points out the regions for improvements.

**References**


