Asynchronous Circuits and Systems

Ken Stevens
Asynchronous Circuits and Systems

All our designs operate in a physical two-dimensional space on a wafer.

*Timing* has been referred to as *the third dimension*.

There is an overabundance of approaches to timing in our circuits.

Various Definitions of Asynchronous or Self-Timed design:

1. A sequential system that operates without a fixed frequency clock
2. Sequential system that is reactive to environment
3. A system without centralized control over sequencing
4. Sequencing of design is specified without timing.
5. A system where sequencing and timing are connected in the interior of parts called elements
My Biases and Perspective

- Significant Design Experience
  - Bit-sliced $\mu$-sequencer: Soft controller
  - Network communication: Post Office
  - Pentium Processor front end: RAPPID

- Required 10x improvement over existing (crocked) design
  - $3 \times 3$: Performance and power

- Interested in high end
  - not where you want to introduce new technology

- The Big 3: Modularity, Power, Performance
Key Messages

- Asynchronous logic design techniques will be increasingly important to industry for:
  - power (thermal limits, batter life for mobile/wireless)
  - design reuse (high integration, PVT variations)

- Developing CAD for async will be key to applying the techniques effectively to our circuits
  - sequential design has different CAD requirements
  - state of the art is significantly behind
Most Often Cited Advantages

1. 
2. 
3. 
4. 
5. 
6. 
7. 
8. 
9. 
10. Global synchrony doesn’t exist anyway
Most Often Cited Advantages

1.  
2.  
3.  
4.  
5.  
6.  
7.  
8.  
9. Intrinsic elegance
10. Global synchrony doesn’t exist anyway
Most Often Cited Advantages

1. 
2. 
3. 
4. 
5. 
6. 
7. 
8. Intellectual challenge
9. Intrinsic elegance
10. Global synchrony doesn’t exist anyway
Most Often Cited Advantages

1. 
2. 
3. 
4. 
5. 
6. 
7. Easier to exploit concurrency
8. Intellectual challenge
9. Intrinsic elegance
10. Global synchrony doesn’t exist anyway
Most Often Cited Advantages

1. Avoid clock distribution costs
2. Easier to exploit concurrency
3. Intellectual challenge
4. Intrinsic elegance
5. Global synchrony doesn’t exist anyway
Most Often Cited Advantages

1.
2.
3.
4.
5. Metastability has time to end
6. Avoid clock distribution costs
7. Easier to exploit concurrency
8. Intellectual challenge
9. Intrinsic elegance
10. Global synchrony doesn’t exist anyway
Most Often Cited Advantages

1. 
2. 
3. 
4. No clock alignment at the interfaces
5. Metastability has time to end
6. Avoid clock distribution costs
7. Easier to exploit concurrency
8. Intellectual challenge
9. Intrinsic elegance
10. Global synchrony doesn’t exist anyway
Most Often Cited Advantages

1. Ease of modular composition
2. No clock alignment at the interfaces
3. Metastability has time to end
4. Avoid clock distribution costs
5. Easier to exploit concurrency
6. Intellectual challenge
7. Intrinsic elegance
8. Global synchrony doesn’t exist anyway
Most Often Cited Advantages

1. 
2. Power consumed only where needed
3. Ease of modular composition
4. No clock alignment at the interfaces
5. Metastability has time to end
6. Avoid clock distribution costs
7. Easier to exploit concurrency
8. Intellectual challenge
9. Intrinsic elegance
10. Global synchrony doesn’t exist anyway
Most Often Cited Advantages

1. Achieve average case performance
2. Power consumed only where needed
3. Ease of modular composition
4. No clock alignment at the interfaces
5. Metastability has time to end
6. Avoid clock distribution costs
7. Easier to exploit concurrency
8. Intellectual challenge
9. Intrinsic elegance
10. Global synchrony doesn’t exist anyway
Real Reasons - NOT Often Cited

1.
2.
3.
4.
5.
6.
7.
8.
9.
10. It’s none of your business
Real Reasons - NOT Often Cited

1.

2.

3.

4.

5.

6.

7.

8.

9. Clock radiation causes hair loss

10. It’s none of your business
Real Reasons - NOT Often Cited

1.

2.

3.

4.

5.

6.

7.

8. Synchronous design gives me gas

9. Clock radiation causes hair loss

10. It’s none of your business
Real Reasons - NOT Often Cited

7. World problems stem from glitches
8. Synchronous design gives me gas
9. Clock radiation causes hair loss
10. It’s none of your business
Real Reasons - NOT Often Cited

1. 
2. 
3. 
4. 
5. 
6. I don’t understand synchronous circuits 
7. World problems stem from glitches 
8. Synchronous design gives me gas 
9. Clock radiation causes hair loss 
10. It’s none of your business
Real Reasons - NOT Often Cited

1. People and circuits need to play by the same rules
2. I don’t understand synchronous circuits
3. World problems stem from glitches
4. Synchronous design gives me gas
5. Clock radiation causes hair loss
6. It’s none of your business
Real Reasons - NOT Often Cited

1.
2.
3.
4. Gee - I really don’t know
5. People and circuits need to play by the same rules
6. I don’t understand synchronous circuits
7. World problems stem from glitches
8. Synchronous design gives me gas
9. Clock radiation causes hair loss
10. It’s none of your business
Real Reasons - NOT Often Cited

1.

2.

3. I like to be different
4. Gee - I really don’t know
5. People and circuits need to play by the same rules
6. I don’t understand synchronous circuits
7. World problems stem from glitches
8. Synchronous design gives me gas
9. Clock radiation causes hair loss
10. It’s none of your business
Real Reasons - NOT Often Cited

1. 
2. I like reinventing wheels
3. I like to be different
4. Gee - I really don’t know
5. People and circuits need to play by the same rules
6. I don’t understand synchronous circuits
7. World problems stem from glitches
8. Synchronous design gives me gas
9. Clock radiation causes hair loss
10. It’s none of your business
Real Reasons - NOT Often Cited

1. It really pisses my boss off
2. I like reinventing wheels
3. I like to be different
4. Gee - I really don’t know
5. People and circuits need to play by the same rules
6. I don’t understand synchronous circuits
7. World problems stem from glitches
8. Synchronous design gives me gas
9. Clock radiation causes hair loss
10. It’s none of your business
What are the Right Questions?

1. Unarguable Asynchronous design is discouraged in most industrial design houses.

2. Why?
What are the Right Questions?

1. Unarguable Asynchronous design is discouraged in most industrial design houses.

2. Why?
   Races, CAD Tools, training, and the whole plethora . . .

3. Is this a correct perspective?
What are the Right Questions?

1. Unarguable Asynchronous design is discouraged in most industrial design houses.

2. Why?
   Races, CAD Tools, training, and the whole plethora . . .

3. Is this a correct perspective?
   probably true, so why are we talking about this??!??!
What are the Right Questions?

1. Unarguable Asynchronous design is discouraged in most industrial design houses.

2. Why?
   Races, CAD Tools, training, and the whole plethora . . .

3. Is this a correct perspective?
   probably true, so why are we talking about this??!??!
   . . . because we can address these issues and still have advantage.

What are your questions about async design?
What You should NOT Ask/State…

- Async designs are not { reliable | predictable | repeatable }
- Async designs have too much variation to interface to clocked design
- Interface to clocked design is always expensive

...because these are not true, not an issue
What are the Right Questions?

- What *is* async design?
- Why does async have a bad reputation?
- Are reactive designs a good thing?
- Is asynchronous design really faster?
- Where do theoretical advantages come from?
- What is relationship of Async and PVT variations?
- What are the overheads for handshaking?
- Is asynchronous design lower power?
- How does one achieve an advantage with this stuff?
- Does “wine-goblet” model apply to async design?
What are the Right Questions?

- Can Async circuits be tested, DFT?
- Is Async modularity for real?
- Is async modularity practical (IP Reuse)?
- What would best be designed async?
- How to interface to clocked design?
What are the Right Questions?

- What are typical protocols?
- Various protocol benefits and disadvantages?
- What is the relationship between timing and async cktks/protocols?
- Are races versus speed paths a big issue?
- What is key requirement for async/protocol design?
- There are a million methodologies - which do I choose?
What are the Right Questions?

- What classes of circuits should I use?
- Do I need custom cell libraries?
- Why would one want to adopt async? (The Big 3)
- Why would one not want to do async?
- Should I do async?
# System Sequencing and Timing

<table>
<thead>
<tr>
<th>Centralized references</th>
<th>Local references</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sequencing and timing</td>
<td>Sequencing only</td>
</tr>
<tr>
<td><strong>Traditional clocked design</strong></td>
<td>Not useful</td>
</tr>
<tr>
<td>Pros: Easy to validate, CAD</td>
<td></td>
</tr>
<tr>
<td>Cons: Clock Power</td>
<td></td>
</tr>
<tr>
<td>Best use: homogeneous designs</td>
<td></td>
</tr>
<tr>
<td><strong>Timing ref travels with data</strong></td>
<td></td>
</tr>
<tr>
<td>Pros: low latency, power efficient</td>
<td></td>
</tr>
<tr>
<td>Cons: CAD support</td>
<td></td>
</tr>
<tr>
<td>Best use: heterogeneous designs</td>
<td></td>
</tr>
<tr>
<td><strong>Traditional Async design</strong></td>
<td></td>
</tr>
<tr>
<td>Pros: Easy to build basic system, robust</td>
<td></td>
</tr>
<tr>
<td>Cons: Slow, power inefficient</td>
<td></td>
</tr>
<tr>
<td>Best use: designs with high variability</td>
<td></td>
</tr>
</tbody>
</table>

“In the self-timed discipline, sequence and time are connected in the interior of parts called elements.” Mead & Conway, 1980, p218
Crocked Tradition

However, design currently maintains a strong clocked strangle-hold

Intel 45nm Penryn Die Photo, Intel
Asynchronous Components Today

How much of our design today is asynchronous?
Asynchronous Components Today

How much of our design today is asynchronous?

- Well over 50%!

Almost all of this is due to the following two components:
Asynchronous Components Today

How much of our design today is asynchronous?

- Well over 50%!

Almost all of this is due to the following two components:

- RAM
  - no clock to the memory core
  - accessed with “req”
  - dual-rail data encodes “ack”

- Flops and latches
  - sequential asynchronous finite state machines
  - require correct ordering (relative timing) of data and clock
Crocked Tradition???

In reality, asynchronous design already covers \( \approx \) half the die!
History of Async Design

Much of the history of asynchronous design comes back to it’s Utah ties...

Async Conference started here

Just a few of the interesting players:

- Ivan Sutherland
  - Turing award recipient
  - Turing paper on “Micropipelines”

- Chuck Seitz
  - Started first successful Async company Myracom
History of Async Design

Just a few of the interesting players:

- Al Davis
  - Current Utah Professor
  - DDM1-3, FAIM

- Ken Stevens
  - Current Utah Professor
  - Burst-Mode, Post Office, Intel RAPPID, Relative Timing

- Erik Brunvand
  - Current Utah Professor
  - High Level Language for Async design

- Chris Myers
  - Current Utah Professor
  - Published “Asynchronous Circuit Design”
Design History

Circuits were initially designed using relays and vacuum tubes.

- large variability, unreliable components
- large $\sigma$ gives horrible performance
- need to easily debug, repair

Hence circuits were largely asynchronous

Early work by founding fathers of circuit design

- Huffman: Fundamental mode circuits, Huffman machines
- Muller: speed-independent circuits
Design History

Synchronous (Mealy, Moore) FSM vs Asynchronous (Huffman) FSM:

(a) Clocked Finite State Machine

(b) Async. Finite State Machine
Design History

Totally disruptive technology: Transistors!

- Fairchild Semiconductor born (planar processing)
- Robust components
- Little variation
- Exceptional scaling potential
- TTL $\rightarrow$ NMOS $\rightarrow$ CMOS
Design History

Tightly controlled transistors allowed alternate design methodology: clocking

This gave significant advantages:

- simple way to implement sequencing
- simple approach to noise and hazards
  - The AFSM modules limited to FLOP and LATCH cells
  - Everything else combinational logic
Design History

But clocking also had a number of significant drawbacks:

- Need to distribute a clock
- worst-case delays
- guard banding to PVT variation
- not modular
- power issues
- global pipeline dictates performance
Design History

Early revolutionary and high performance machines all asynchronous

- ILLIAC (1952) and ILLIAC2 (1962) – U. of Illinois
- Atlas (1962) and MU-5 (1966) – U. of Manchester
- Macromodules (60’s – 70’s) – Washington U., St. Louis
- Commercial Graphics (70’s) – UofU, Evans & Sutherland
- DDM dataflow computer (78) – UofU
Design Methodology History

During this time frame:

- effectively no CAD
  - circuits designed by hand on Mylar sheets
- system design was easy
  - formal, modular interfaces reactive to environment
- module design was hard
  - limited to *single input change* SIC AFSMs
  - hand design of hazard-free circuits!!!

Hard aspect of design was easy
easy aspect of design was hard
Design History

Clocked design made easy part of design trivial

- no need to design sequentials
  - flops are all we need!
- no need to worry about hazards in combinational logic
- synthesis now became a tractable problem
- performance loss not as big an issue due to scaling and time to market advantages

Basically spelled the doom of asynchronous design
Design History

Some hardy fools continued to work in this area

- most formal verification traces roots back to sequential verification of asynchronous systems

Significant designs built in *dead zone*

Domain of the independent and reckless:

- Post Office (1988) – HP (1.2Gb/s network)
- Fully asynchronous microprocessor (1989) – Caltech
- First code-compatible processor (1994) – U. Manchester
CAD History

CAD and methodology became a huge enabler for all design methodologies in the 1980’s

- Async design became automated and more capable
  - Burst-Mode (1986), Stevens @ HP
    - Multiple input change AFSM
    - Extensions and tools developed at Stanford
  - ATACS (1992), Myers @ Stanford
    - formal design verification
    - included metric timing
  - Tangram (1990’s), Eindhoven Netherlands
  - Petrify (1990’s), Russia/Spain
Modern Era

Drawbacks of clocked design becoming increasingly frustrating

- Serious commercial research or design started
- Various concerns forcing issue
  - Clocks “hitting the wall”
  - Power dissipation
  - Radiation spectrum of clocked designs
  - Tough system design tradeoffs: modularity
  - SoC and multi-frequency designs
Modern History

Significant modern asynchronous chips

- Network Backplane (1990’s) – Myracom
- Commercial pagers (1990’s) – Philips
- Pentium front end (1998) – Intel
- Smart Cards (00’s) – Philips
- GALS chips (00’s) – Zurich
- Network Chips (05) – Fulcrum
- NoC Chips (05) – Silistix
- Desynchronization (07) – Nanochronous
- FPGA Chips (08) – Achronix
Asynchronous Millionaires?

Significant Commercial Startups today:

- Myracom (1990’s) – MIT startup
  - Network backplanes
- Philips Electronics (1990) – 10 engineers – Eindhoven
  - Large CAD investment to develop fully automated HLD flows
  - Growing async product line in pagers, smart cards, automotive chips
  - Selling millions of fully async ICs per month at peak
Asynchronous Millionaires?

- Sun Micro (1994), 15 engineers
  - Async IP in clocked microprocessors
  - Counterflow pipeline
  - Fleet-Zero (communication centric design)
  - Zero proximity interconnect
- Cogency (1995), 5 engineers
  - Async chip company that didn’t survive
Asynchronous Millionaires?

- Intel (1996), 5 engineers
  - Pentium processor front end
  - Relative Timing
  - Hand held processor busses

- Theseus Logic (1996), Honeywell startup, 15 engineers
  - IP cores and EDA tools for low performance ASIC flows
  - DI design style
  - contracts with DARPA/Boeing, Motorola, Infineon, Medtronics
Asynchronous Millionaires?

- Fulcrum Semi - 2000, Caltech startup, 20 engineers
  - Network processing, crossbar switches
  - DI design style with CSP-like programming language
  - Chips and IP: 1GHz “PivotPoint” SPI-4 network, “Nexus” x-bar (PMC-Sierra contract), new gigabit Ethernet product
- Silistix - 2003, Manchester startup, 10 engineers
  - CAD to generate self-timed SoC interconnect
- Handshake Solutions - 2004 - Philips spin-off, 5 engineers
  - CAD for asynchronous design
  - Custom CSP-based language
- Achronix ??
Fundamental Properties of Async Circuits

1. FORMAL handshake PROTOCOLS
   a. data validity
   b. stall

   Normally use a request - acknowledge protocol

2. Reactive (not sampled)
   a. Hazards are not permitted
   - hazards indistinguishable from protocol transitions

3. Robust behavior, variable timing
   a. can wait for metastability to resolve
   (crocked design: consistent timing but unreliable behavior)
Asynchronous Circuit Landscape

Two somewhat inter-related choices

1. Timing domain

2. Protocol
Timing Domain - the Third Dimension

- Delay Insensitive (DI): Unbounded wire and gate delay
  - timing is *irrelevant* if physical circuit properties hold
  - no such circuits in reality...
- Quasi Delay Insensitive (QDI): DI with some “isochronic” wires
- Speed-Independent (SI): Unbounded gate delay, negligible wire delay
  - Wire forks are assumed to be *isochronic*: indistinguishable delay variation between devices on a wire
- Fundamental Mode: Circuit stabilizes between input transitions
  - Huffman SIC circuits and Burst-Mode circuits
Timing Domain - the Third Dimension

- Equipotential Regions
  - delay variation between wires and logic is bounded
- Speed-independent: timing kept inside circuit elements
  - unspecific assumptions necessary for circuit to operate properly
  - necessary for some protocols
Modular Asynchronous Protocols

- Dual Rail
  - two wires encode a single data bit
  - a delay insensitive protocol
    - 00: spacer or NULL token
    - 01: valid 1
    - 10: valid 0
  - data busses move from fully invalid to fully invalid
  - simple to encode and decode (C-element)
  - naturally half shielded
  - data activity factor: 100%!!!
Modular Asynchronous Protocols

- **n-of-m Codes**
  - $n$ signals asserted for $m$ wires
  - A delay insensitive protocol
  - 1-of-4
    - 0000: spacer or NULL token
    - 0001: valid binary 0
    - 0010: valid binary 1
    - 0100: valid binary 2
    - 1000: valid binary 3
  - Same number of wires as Dual Rail
  - More difficult to encode and decode
  - Data activity factor: 50%
Modular Asynchronous Protocols

Bundled Data Protocols

- standard data-path logic
  - combinational logic
  - can have hazards
  - max frequency analysis
- careful design of sequential control
- various handshake protocols
  - no min-delay races due to protocols
- equipotential region for data/req race
Modular Asynchronous Protocols

Three major optimization points of bundled protocols

1. Control Protocol
   - 4-Cycle, 2-Cycle, ...
   - active or passive channels

2. Data
   - broad, narrow, etc.

3. Timing
   - fundamental mode, burst mode
   - relative timing
Data Protocols

Communication Interface: called a **channel**

- simple back-and-forth transitions on req and ack
- data protocol part of channel

Bundled Data on the Channel:

1. **data direction**
   - data can go either or both directions in a pipeline
   - don’t need additional control signals

2. **push or pull / active or passive channel interface**
   - determines if the data is *forwarded* or *requested*
Data Protocols

3. when bundled data is valid:
   - when data becomes valid
     - rising or falling edge of req (4-phase protocol)
     - “early” or “late”
   - when data becomes invalid
     - “wide” or “narrow” protocol
     - protocol is wide if data is asserted *entire* handshake cycle while both request and acknowledge are asserted.
     - narrow protocol is when it is asserted from $\frac{1}{4}$ to $\frac{3}{4}$ of the full cycle
   - determines how and when to latch data
     - does data need to be latched in broad protocol?
Modular Asynchronous Protocols

4-cycle return-to-zero protocol

- most common protocol
- two control wire transitions per data
- logic and control state is level sensitive
  - channel active when any signal high

4-cycle protocol, early narrow data
Modular Asynchronous Protocols

2-cycle non-return-to-zero protocol

- less common protocol
- one control wire transition per data
- logic and control state is *edge sensitive*
  - channel active when req $\oplus$ ack
- tradeoff of more complex logic (xors) with fewer control cycles
  - best for long channel communication latency
Modular Asynchronous Protocols

Pulse-mode protocol

- pulses can be “captured” inside logic
- contains properties of both 2- and 4-cycle circuits
  - level sensitive logic
  - no “redundant” handshakes
- care must be taken to ensure pulses propagate
  - pulses are minimum size (3–5 FO4 delays)
  - wires are pulse filters
- cannot easily determine state by observing channel wires

```
  req        ______________
          _________
          ____
          
  ack        ______________
          _________
          ____
          
  data          ______________
          _________
          ____
          
```
Modular Asynchronous Protocols

Source Synchronous Protocol

- combination of *wave pipelining* and pulse-mode circuits
  - no *ack* handshake signal!
  - data is latched at receiver
  - pulse and spacing is usually bigger – “clock-like”
- timing issues reduced by slower clock
- overflow controlled at system level or at larger granularity
Asynchronous Control Circuits

Sequential Asynchronous Finite State Machines (AFSM)

- specifications are *formal*
  - Finite state machine description – Burst-Mode
    - familiar format to engineers
  - Petri Net
  - Process Logic

- circuits synthesized
  - MEAT & 3D (burst-mode), Petrify (DI/SI/Timed), ATACS (SI/Timed)
Asynchronous Control Circuits

AFSM Synthesis (cont)

- mapped to circuits
  - domino is ultra efficient (power and performance)
  - static or complex gates
  - mapping can introduce hazards!!

- verified for correctness
  - Spin, Analyze, ...
  - relative timing - use Analyze-RT
Relative Timed Pipeline Controller

4-cycle linear RT handshake controller

\[ L = \overline{li}.\overline{lo}.li.lo.L \]
\[ R = \overline{\lo}.ro.ri.ro.ri.R \]
\[ CTL = (L|R) \setminus \{\lo\} \]
Pipeline Controllers

Properties of interest in a pipelined controller

1. Circuit Performance
   - forward (data) latency
   - backward (bubble) latency
   - data throughput

2. Data Path Interface
   - number of data items stored per latch
   - amount of extra logic for latch control

3. Power Considerations
   - normally open or closed latches
   - leakage

4. Protocol and Timing
   - is timing explicit in protocol?
   - concurrency and protocol overhead
Mathematical Approach

Study mathematical properties of protocols:

1. study pipelined configurations
   a. pipelined in linear series
   b. series and parallel linear pipelines
      • fork into series pipelines
      • join outputs back to single stream

2. evaluate effects on interface protocols
   a. adjacent interactions directly controlled by protocol
   b. interfaces tend toward protocol fixed points
Formal Model of Pipeline Concurrency

Rules for protocol family investigated

- 4-phase protocol
- data valid before rising request

Rules:

s0: *liveness*: quiescent state always reachable

s1: data valid before rising input channel request

s2: data captured before input channel ack rises

s3: data through latch before output channel req rises

s4: latch closed until output ack rises

Prove with latch specification that serially handshakes with controller

\[ \text{LATCH} = \uparrow rEn. \text{open}. \uparrow aEn. \downarrow rEn. \text{closed}. \downarrow aEn. \text{LATCH} \]

Slow design, but lovely formal model
Formal Model of Pipeline Concurrency

1. liveness property $s_0$ holds due to concurrency reduction rules (coming soon)
2. process $L$ ensures $s_2$ holds (input data integrity)
3. process $V$ ensures $s_3$ holds (output data validity)
4. process $S$ ensures $s_4$ holds (output data integrity)
5. protocol timing $s_1$ (input data validity) holds when $s_3$ true upstream

\[
\begin{align*}
L &= \uparrow lr. gS. \uparrow rEn. aEn. \downarrow rEn. aEn. pV. \uparrow \overline{a}. \downarrow lr. \downarrow \overline{a}. L \\
R &= gV. \uparrow \overline{r}. \uparrow ra. pS. \downarrow \overline{r}. \downarrow ra. R \\
S &= \overline{gS}. \overline{pS}. S & V = \overline{pV}. \overline{gV}. V \\
LC &= (L | R | S | V) \setminus \{gS, pS, gV, pV\} \\
LATCH &= \uparrow rEn. open. \uparrow \overline{aEn}. \downarrow rEn. closed. \downarrow \overline{aEn}. LATCH \\
max &= (LC | LATCH) \setminus \{rEn, aEn\}
\end{align*}
\]

Executive summary: The serialization of the latch handshake in process $L$ allows us to prove correctness of abstraction and concurrency reduction approach.
Maximum Concurrency Abstracted Protocol

As a petri net (very much like process on previous foil):

\[
\text{ra-} \rightarrow \text{rr+} \rightarrow \text{ra+} \rightarrow \text{rr-} \\
\text{lr+} \rightarrow \text{la+} \rightarrow \text{lr-} \rightarrow \text{la-}
\]

As minimized state graph, in particular configuration called shape
Concurrency Reduction *(Cuts)*
from Most Concurrent Design *(Shape)*

- *Shape* is representation of state space in particular configuration
- Arcs not shown for clarity
- Reduce concurrency by removing states from left or right of rows
Concurrency Reduction (*Cuts*) from Most Concurrent Design (*Shape*)

- *Shape* is representation of state space in particular configuration
- Arcs not shown for clarity
- Reduce concurrency by removing states from left or right of rows

Removed (or **cut**) 2 states from right of first and third rows
Correctness of Concurrency Reduction Rules

1. Complete and Coherent Symmetric Lattices
2. Each cut has complement around self-symmetric axis:
   \[ L3333 = L(a_0 + d_1)(b_0 + c_1)(c_0 + b_1)(d_0 + a_1) \quad R4488 = R(a_0 + b_1)(b_0 + a_1)(c_0 + d_1)(d_0 + c_1) \]
Complete Untimed Protocol Family

- Certain properties fully defined by cuts
  - buffering capacity
  - behavior of homogeneous compositions
    - series pipelines
    - parallel pipelines
Complete Untimed Protocol Family

Observations:

1. Shown correctness and completion of abstraction and protocol family
2. Shown equivalence of multiple protocols in structured pipelines
3. All implementations in family can be abstracted to these protocols
4. Few of these protocols have been published
   - \( \approx 40 \) of 137 untimed pipelined protocols

Questions:

What is the impact of concurrency reduction on designs?
Can we determine which protocol in the family is best?
What is the best implementation for equivalent protocols when pipelined?
Concurrency Reduction

Complex interplay between:

- concurrency reduction simplifies logic
- simpler logic assumed to be faster
- concurrency reduction adds protocol delays
- hazard removal and technology mapping creates “noise”

Our expectation:

- optimal will lie somewhere in middle of concurrency reduction spectrum

Will this hold globally as well as across protocol equivalent classes?
Circuit Complexity and Concurrency Reduction

Number of explicit state variables generated by Petrify

<table>
<thead>
<tr>
<th>L0000 L0011 L1111</th>
<th>L0022 L1122 L0033 L1133</th>
<th>L2222 L2233 L3333</th>
<th>L ◦ R</th>
</tr>
</thead>
<tbody>
<tr>
<td>– – 2</td>
<td>4 – – 2</td>
<td>2 2 2</td>
<td>R0000</td>
</tr>
<tr>
<td>3 – 2</td>
<td>2 2 2 1</td>
<td>2 1 1</td>
<td>R0020</td>
</tr>
<tr>
<td>2 2 2</td>
<td>2 2 2 1</td>
<td>2 1 1</td>
<td>R0040</td>
</tr>
<tr>
<td>3 3 2</td>
<td>1 2 2 2</td>
<td>2 1 1</td>
<td>R0022</td>
</tr>
<tr>
<td>2 2 2</td>
<td>– 2 2 1</td>
<td>2 1 1</td>
<td>R0042</td>
</tr>
<tr>
<td>2 2 2</td>
<td>2 2 2 1</td>
<td>2 1 1</td>
<td>R2022</td>
</tr>
<tr>
<td>1 1 1</td>
<td>1 1 1 0</td>
<td>1 0 0</td>
<td>R2042</td>
</tr>
<tr>
<td>3 2 2</td>
<td>2 2 2 2</td>
<td>2 1 1</td>
<td>R0044</td>
</tr>
<tr>
<td>2 2 1</td>
<td>1 1 1 0</td>
<td>1 0 0</td>
<td>R2044</td>
</tr>
<tr>
<td>2 1 .</td>
<td>1 . 1 .</td>
<td>. . .</td>
<td>R4044</td>
</tr>
<tr>
<td>2 2 2</td>
<td>2 2 2 1</td>
<td>2 1 1</td>
<td>R2222</td>
</tr>
<tr>
<td>2 1 1</td>
<td>2 1 1 0</td>
<td>1 0 0</td>
<td>R2242</td>
</tr>
<tr>
<td>2 1 1</td>
<td>1 1 . .</td>
<td>1 . .</td>
<td>R2262</td>
</tr>
<tr>
<td>2 1 1</td>
<td>1 1 1 0</td>
<td>1 0 0</td>
<td>R2244</td>
</tr>
<tr>
<td>2 1 1</td>
<td>1 0 . .</td>
<td>1 . .</td>
<td>R2264</td>
</tr>
<tr>
<td>2 1 .</td>
<td>1 . 1 .</td>
<td>. . .</td>
<td>R4244</td>
</tr>
<tr>
<td>1 0 .</td>
<td>0 . . .</td>
<td>. . .</td>
<td>R4264</td>
</tr>
</tbody>
</table>

- “–”: no solution found
- “.”: deadlocking agent

- Complexity reduction assumption: generally holds
Area and Concurrency Reduction

- Circuit with smallest area and backward latency
  - half-buffered
  - protocol L2233 \(\circ\) R2244
  - only three gates
Concurrency: Performance vs Parallelism

Assumption: ∃ a tradeoff between performance and parallelism

- Performance increases with concurrency reduction
- Protocol parallelism decreases with concurrency reduction

Evaluate comparing performance (area) with parallelism (cycle time)
Asynchronous Advantages

The Pentium Processor Front End:

- Research Async vs Production Product
- fabbed on same 180nm assembly
- 4-cycle and pulse-mode channels
- Testability evaluated after design: 95.6% stuck-at testable
Timed Asynchronous Designs

- 1997 RAPPIID Si: 0.25μ, 1.8V, 35°C, for common instr
- Comparing to 400MHz Deschutes Processor

<table>
<thead>
<tr>
<th>Metric</th>
<th>RAPPIID</th>
<th>Clocked</th>
</tr>
</thead>
<tbody>
<tr>
<td>Throughput [Inst./nS]</td>
<td><img src="#" alt="Throughput Graph" /></td>
<td></td>
</tr>
<tr>
<td>Latency [nS]</td>
<td><img src="#" alt="Latency Graph" /></td>
<td></td>
</tr>
<tr>
<td>Area [mm²]</td>
<td><img src="#" alt="Area Graph" /></td>
<td></td>
</tr>
<tr>
<td>Power [nJ]</td>
<td><img src="#" alt="Power Graph" /></td>
<td></td>
</tr>
</tbody>
</table>

Testability: 95.9% (BIST stuck-at)

Key pipeline circuit
Asynchronous Advantages

Improvement of async Pentium front end over commercial clocked design:

1. Throughput: $3 \times$ the clocked circuit
2. Energy per instruction: $2 \times$ improvement (half the energy)
3. Latency: $2 \times$ improvement (half the latency)
4. Area: $0.8 \times$ improvement (slightly larger layout)

*Aggregate $10 \times$ improvement over clocked design*

- Async frequency would be $\sim 40$ GHz on today’s 65nm process!
Optimize for Common Case

- Common Lengths: 99.8% of the instructions are of length 7 or shorter

- Common Opcodes: 8% of opcode types are used 80% of the time
Multifrequency Design is Key

- 16 Length Decoders
  - 720 MHz (avg)

- Tag unit (bottleneck)
  - 3.6 GHz (avg)

- 4 Output Buffers
  - 900 MHz (avg)

Combinational
Optimize for common case
Speculative

Serial
Reactive
Relative Timing

Cache line input

Instruction output
RAPPID Operation

Byte Latch

Length Decoders

Tag Units

Output Buffer

Tag Units

Output Buffer

Tag Units

Output Buffer

Tag Units
RAPPID Operation

Byte Latch
Length Decoders
Tag Units
Output Buffer
Tag Units
Output Buffer
Tag Units
Output Buffer
Asynchronous Design allows seamless combination of different frequency domains.
RAPPID Operation

400MHz Processor: Latency = 5ns

- Marking full line, first instruction waits for clock

- Marking is reactive and low latency

RAPPID: Latency = 2.1ns
RAPPID Operation
Async Review

1. what is an asynchronous circuit
2. what are the main asynchronous circuits in use in all our chips today?
3. how did transistors effect design methodologies
4. advantages of asynchronous design
5. disadvantages of async design
6. advantages of clocking
7. disadvantages of clocked methodologies
8. where would you design with clocked or asynchronous designs?
9. three fundamental properties of Async circuits
Async Review

1. how has CAD affected async design
2. common concerns currently motivating async design
3. timing assumptions of DI, QDI, SI, fundamental mode
4. which protocols are delay insensitive?
5. channel concept
6. bundled data
7. 4-cycle, 2-cycle, pulse-mode and source synchronous protocols
8. general data alignment in async protocols
9. which gate family is low power in asynchronous circuits? why?