# Multi-Synchronous Relative Timing Providing Order-of-Magnitude Energy Reduction

Kenneth S. Stevens University of Utah Granite Mountain Technologies

## **Multi-Synchronous Wins Big**

- 1. Efficiency in power and performance is new game in town
- 2. We need to think about problems differently
- **3.** New timing model is one excellent path to progress
- **4.** Multi-synchronous design gives ave.  $10 \times e\tau^2$  improvement
  - Pentium:  $e\tau^2 = 17.5 \times$
  - FFT:  $e\tau^2 = 16.9 \times$

Design	Energy	Area	Freq.	Latency	Aggregate
Pentium F.E.	2.05	0.85	2.92	2.38	12.11×
64-pt FFT	3.95	2.83	2.07	3.37	77.98×

## Outline

1. New Generation of commercial multi-synchronous architectures

- Best *multi*-synchronous is *a*-synchronous
- Mixed clocked and asynchronous circuits
- Enabler: Relative Timing
- Foundation: Formal Methods
- 2. Relative Timed Design Flow Overview
- **3.** Comparison to Clocked Technology
  - 10× improvements in  $e au^2$
  - Demonstrated across broad set of design classes

## **Commercializing Multi-Synchronous ICs**

#### **1.** Timing is a key method of gaining $e\tau^2$ improvement

- Multi-synchronous allows best optimization of design
- Exploit affect of time in our circuits and architectures
- *Relative Timing* supports all time methods & models

#### 2. Utilize best capabilities in industry

- No change plus minimal enhancements to EDA / CAD / flows
- Cell libraries unmodified

#### **3.** Leverage designer's creativity

- Provide familiar design environment
- Enhance modularity and design visibility
- Do not restrict circuits, architectures, flows

#### **Disruptive Technology**

*"In some sense, Apple's most fundamental problem, perhaps, is that a superior technology is still an inferior solution if it lacks synergy with the mainstream."* 

Michael Slater, MPR Vol 11 No. 17, Dec. 29 1997, p27

None of the technical issues matter if the disruptive technology doesn't integrate with the mainstream.

**New Direction for Async Design:** 

• Utilize clocked CAD to synthesize, place, and route unclocked designs.

... but how?

### **Disruptive Technology**

*"In some sense, Apple's most fundamental problem, perhaps, is that a superior technology is still an inferior solution if it lacks synergy with the mainstream."* 

Michael Slater, MPR Vol 11 No. 17, Dec. 29 1997, p27

None of the technical issues matter if the disruptive technology doesn't integrate with the mainstream.

**New Direction for Async Design:** 

• Utilize clocked CAD to synthesize, place, and route unclocked designs.

... but how? relative timing!

## **Timing and Sequencing**

Traditional representation of timing:

- Metric values
  - On an IC we measure it to picoseconds
  - In track and ski racing, we measure it to milliseconds

#### But what do we really care about?

• it isn't the number on the stop watch...



## **Timing and Sequencing**

Traditional representation of timing:

- Metric values
  - On an IC we measure it to picoseconds
  - In track and ski racing, we measure it to milliseconds

#### But what do we really care about?

• it isn't the number on the stop watch...

We care about who wins!!

The key: Timing results in sequencing

**Relative Timing** formally represents the signal sequencing produced by circuit timing





skiracing.com | 2

#### New Formal Abstract Model: Relative Timing



- **Timing** is both the technology differentiator and barrier
- **Relative Timing** is the generalized solution
- The key property of time is the sequencing it imposes

Sequence gives winner, performance, etc.

- true in semiconductors as well as sports
- absolute stopwatch value is auxiliary

Novel relativistic formal logic representation of time (relative timing):

 $\mathsf{pod} \mapsto \mathsf{poc}_1 \prec \mathsf{poc}_2$ 

Sequencing relative to common reference

- can now evaluate sequencing
- can now control sequencing



kiracing.com | 25

## **Relative Timing**

- **1.** Relative Timing
  - Sequences signals at poc (*point of convergence*)
  - Requires a common timing reference: pod (*point of divergence*)
- **2.** Formal representation: pod  $\mapsto$  poc<sub>1</sub>  $\prec$  poc<sub>2</sub> + margin
- **3.** RT models timing in ALL systems
  - Clocked: pod = clock poc = flops
  - Async: pod = request poc = latches
- 4. RT enables direct commercial CAD support of general timing requirements
  - formal RT constraints mapped to sdc constraints





#### **Relative Timed Design: Bundled Data**

Bundled data design is much like clocked.



Frequency based (clocked) design. Clock frequency and datapath delay of first pipeline stage is constrained by  $L_i/clk\uparrow_i \mapsto L_{i+1}/d+s \prec L_{i+1}/clk\uparrow_{i+1}$ 



Timed (bundled data) handshake design. Delay element sized by RT constraint: req<sub>*i*</sub> $\uparrow \mapsto L_{i+1}/d+s \prec L_{i+1}/clk\uparrow$ 

Relative Timing technology supports DI and bundled data styles. However, productivity, area, power, synthesis and library issues all favor the bundled data style.

## **Relative Timing Technology**

# Only method that supports integrated asynchronous and clocked methodologies within traditional ASIC CAD flows

**Circuit Level Tools/Flows** 

- optimized circuits & protocols
- relative timing characterization
  - formal proofs of correctness
- timing mapped to traditional CAD



System Level Tools/Flows

- design multi-frequency systems
- formal verification of system protocols
- mixed clock & async design flows



#### **Multi-Synchronous is Fundamental**

Timing is where the rubber hits the road

- Best *multi*-synchronous is *a*-synchronous
  - Asynchronous design is continuous in time
  - No penalty for moving between frequency domains
  - Enables energy efficient, small solutions
- RT produces multi-synchronous compatibility with clocked EDA
  - Same CAD, map timing constraints as sdc
  - Timing driven flow using clocked tools
  - Compatible with any cell library
  - New circuit templates and support CAD

## **Relative Timed Productivity vs. Creativity**

#### **Hide the Complexity**

set d0\_fdel 0.600 set d0\_fdel\_margin [expr \$d0\_fdel + 0.050] set d0\_bdel 0.060

set\_size\_only -all\_instances [find -hier cell lc1] set\_size\_only -all\_instances [find -hier cell lc3] set\_size\_only -all\_instances [find -hier cell lc4]

set\_disable\_timing -from A2 -to Y [find -hier cell lc1] set\_disable\_timing -from B1 -to Y [find -hier cell lc1] set\_disable\_timing -from A2 -to Y [find -hier cell lc3] set\_disable\_timing -from B1 -to Y [find -hier cell lc3]

set\_max\_delay \$d0\_fdel -from a -to I0/d set\_max\_delay \$d0\_fdel -from b -to I0/d set\_min\_delay \$d0\_fdel\_margin -from Ir -to I0/clk set\_max\_delay \$d0\_bdel -from Ir -to Ia #margin 0.050 -from a -to I0/d -from Ir -to I0/clk #margin 0.050 -from b -to I0/d -from Ir -to I0/clk

#### **Retain the modularity**



Nathan Sawaya, Lego Artist

## **Simplified RT Design Flow**

ASIC Flow used as an example: Clocked Design



#### **Simplified RT Design Flow**

ASIC Flow used as an example: Async / Clocked Design



Works for custom flows as well.

## **RT Characterization: Pipeline Control Example**

Example pipeline controller:



## **Structural Design Modules**

#### Requires structural asynchronous design modules

module pipe_ctl (lr, la	a, rr, ra	a, ck, rst);
input	lr, ra	, rst;
output	la, rr	, ck;
INVX1A12TH	lc0	(.A(ra), .Y(ra_));
AOI32X1A12TH	lc1	(.A0(lr), .A1(ra_), .A2(y_), .B0(lr), .B1(la), .Y(la_));
INVX1A12TH	lc2	(.A(la_), .Y(la));
AOI32X1A12TH	lc3	(.A0(ra_), .A1(lr), .A2(y_), .B0(ra_), .B1(rr), .Y(rr_));
NOR2X1A12TH	lc4	(.A(rr_), .B(rst), .Y(rr));
c_element_	lc5	(.A(la), .B(rr), .Y(y_));
INVX1A12TH	lc6	(.A(la_), .Y(ck));
endmodule // pipe_c	tl	

These are now inserted into a "standard" Verilog design.

#### **Characterization and Constraint Mapping**

set d0\_fdel 0.600 set d0\_fdel\_margin [expr \$d0\_fdel + 0.050] set d0\_bdel 0.060

set\_size\_only -all\_instances [find -hier cell lc1]
set\_size\_only -all\_instances [find -hier cell lc3]
set\_size\_only -all\_instances [find -hier cell lc4]

set\_disable\_timing -from A2 -to Y [find -hier cell lc1] set\_disable\_timing -from B1 -to Y [find -hier cell lc1] set\_disable\_timing -from A2 -to Y [find -hier cell lc3] set\_disable\_timing -from B1 -to Y [find -hier cell lc3]

set\_max\_delay \$d0\_fdel -from a -to I0/d set\_max\_delay \$d0\_fdel -from b -to I0/d set\_min\_delay \$d0\_fdel\_margin -from Ir -to I0/clk set\_max\_delay \$d0\_bdel -from Ir -to Ia #margin 0.050 -from a -to I0/d -from Ir -to I0/clk #margin 0.050 -from b -to I0/d -from Ir -to I0/clk

### "Lego" Design Flow

Simple *conceptual* asynchronous design almost same as clocked:

- Replace clocked pipeline always @ (posedge clock) with
  - **1.** asynchronous pipeline controller template
  - 2. memory array (usually latch bank) template
  - **3.** handshake steering logic templates
  - Becomes a "schematic" design style
- Add behavioral datapath
- Create async architecture
  - optimize design frequencies, ...

Then we can create architectures using traditional CAD flows.

- 1. What is the relationship between time and concurrency in an integrated circuit system?
- **2.** Can time be exploited to improve a design or protocol?

Observation: System faster if assume logic faster than cycle time: note 7-input domino OR gate, cell operates at 3.6GHz in 250nm















#### **Timed Asynchronous Designs**



#### **Multi-rate 64-Point FFT Architecture**

Initial design target: high performance military applications

- Mathematically based on  $W_N = e^{-j\frac{2\pi}{N}}$  notation
- Hierarchical multi-rate design:  $N = N_1 N_2$
- Decimate frequency ( $\downarrow$ ) by  $N_2$ 
  - operate on  $N_2$  low frequency streams
- Transmute data & frequency to  $N_1$  low frequency streams
- Expand ( $\uparrow$ ) by  $N_1$  to reconstruct original frequency stream

## **Design Models**

Hierarchical derivation of multi-frequency design:

$$X_{m_1}(m_2) = \sum_{n_2=0}^{N_2-1} \left[ W_N^{m_1n_2} \sum_{n_1=0}^{N_1-1} x_{n_2}(n_1) W_{N_1}^{m_1n_1} \right] W_{N_2}^{m_2n_2}$$

- $N_2$  FFTs using  $N_1$  values as the inner summation
- Scaled and used to produce  $N_1$  FFTs of  $N_2$  values

Hierarchically scale design

- Base case when N = 4,  $X(m) = W^4 x(n)$
- 4-point FFT performed without multiplication
  - Multiplication constants  $W^4$  become  $\pm 1$

#### **FFT-64**

Implemented on IBM's 65nm 10sf process, Artisan academic library Three design blocks:

- FFT-4
- FFT-16  $N_1, N_2 = 4$
- FFT-64  $N_1 = 16, N_2 = 4$

Two designs:

- Clocked Multi-Synchronous
- Relative Timed Multi-Synchronous
  - near identical architectures
  - additional RT area / pipeline optimized version for FFT-64

#### **General Multi-rate FFT Architecture**



## **FFT-4 Building Block**

Data flow graph of pipelined 4-Point FFT design:



#### **Pipelined Asynchronous 4-Point Architecture**

- Operates at 1/4 the input frequency
- Synchronization occurs between decimated rows
  - Fast internal pipeline stages essential



#### **Decimator-4 Design Comparison**

- Clocked block requires pipeline to change frequency
- Async block latency combinational and concurrent





#### **General Multi-rate FFT Architecture**



#### **Coding Like Schematic Capture**

module FFT\_64 (ri, ai, DI, ro, ao, DO, reset); linear\_control tk0 (.lr\_(ri), .la\_(ai), .rr\_(p0r), .ra\_(p0a), .ck(ck0), .rst(reset)); latch P0 (.d(DI), .clk(ck0), .q(P0D0)); decimator\_2 D2\_00 (.dI(P0D0), .d1(P0DD1), .d2(P0DD2), .ri(p0r), .ai(p0a), .r1(p00r1), .r2(p00r2), a1(p00a1), .a2(p00a2), .reset(reset)); linear\_control tk00 (.lr\_(p00r1), .la\_(p00a1), .rr\_(p01r), .ra\_(p01a), .ck(ck00\_1), .rst(reset)); latch P00 (.d(P00D1), .clk(ck00\_1), .q(P01D1)); decimator\_2 D2\_01 (.dI(P01D1), .d1(P0DT1), .d2(P0DT3), .ri(p01r), .ai(p01a), .r1(p0rt1), .r2(p0rt3), a1(p0at1), .a2(p0at3), .reset(reset)); linear\_control tk01 (.lr\_(p00r2), .la\_(p00a2), .rr\_(p02r), .ra\_(p02a), .ck(ck00\_2), .rst(reset)); latch P01 (.d(P00D2), .clk(ck00\_2), .q(P01D2)); decimator\_2 D2\_02 (.dI (P01D2), .d1 (P0DT2), .d2 (P0DT4), .ri (p02r), .ai (p02a), .r1 (p0rt2), .r2 (p0rt4), a1(p0at2), .a2(p0at4), .reset(reset)); FFT\_16 F16\_0 (.ri (p0rt1), .ai (p0at1), .dI (P0DT1), .ro (p1rt1), .ao (p1at1), .dO (P1DT1), .reset (reset)); FFT\_16 F16\_1 (.ri(p0rt2), .ai(p0at2), .dI(P0DT2), .ro(p1rt2), .ao(p1at2), .dO(P1DT2), .reset(reset)); FFT\_16 F16\_2 (.ri(p0rt3), .ai(p0at3), .dI(P0DT3), .ro(p1rt3), .ao(p1at3), .dO(P1DT3), .reset(reset)); FFT\_16 F16\_3 (.ri(p0rt4), .ai(p0at4), .dI(P0DT4), .ro(p1rt4), .ao(p1at4), .dO(P1DT4), .reset(reset)); linear\_control tk2\_0 (.lr\_(p1rt1), .la\_(p1at1), .rr\_(p2rt1), .ra\_(p2at1), .ck(ck1\_0), .rst(reset)); latch P2\_0 (.d(P1DT1), .clk(ck1\_0), .g(P2DT1)); CB64\_1 CB\_1 (.update(plat2), .dO(CDT2), .en(endt2), .reset(reset)); comp\_mult CM\_1 (.A(P1DT2), .B(CDT2), .P(CP2), .en(endt2)); linear\_control tk2\_1 (.lr\_(p1rt2), .la\_(p1at2), .rr\_(p2rt2), .ra\_(p2at2), .ck(ck1\_1), .rst(reset)); latch P2\_1 (.d(CP2), .clk(ck1\_1), .q(P2DT2)); CB64\_2 CB\_2 (.update(plat3), .dO(CDT3), .en(endt3), .reset(reset));

```
comp_mult CM_2 (.A(P1DT3), .B(CDT3), .P(CP3), .en(endt3));
```

#### **Results**

#### The 16-point FFT Comparison Result (\* values are scaled ideally to 65 nm technology)

	Points	Word	Time for 1K-point	Clock	Tech.	Energy/point	Area	Power	Energy	Area	Throughput
		bits	$\mu s$	MHz	nm	pJ/data - point		mW	Benefit	Benefit	Benefit
Our Design(Async)	16-1024	32	0.83	1274	65	25.05	54 Kgates	30.9	8.01	2.77	8.32
Our Design(clock)	16-1024	32	1.73	588	65	41.83	71 Kgates	24.7	4.8	2.07	3.98
Guan [1]	16-1024	16	6.91*	653*	130	200.68	147 Kgates	29.7*	1	1	1

#### The 64-point FFT Comparison Result (\* values are scaled ideally to 65 nm technology)

	Points	Word	Time for 1K-point	Clock	Tech.	Energy/point	Area	Power	Energy	Area	Throughput
		bits	μs	MHz	nm	pJ/data - point		mW	Benefit	Benefit	Benefit
Our Design(Async-opt)	64-1024	32	0.93	1284	65	62.41	0.41 <i>mm</i> <sup>2</sup>	68.5	6.1	0.46	30.16
Our Design(Async)	64-1024	32	0.84	1366	65	59.94	$0.50 \ mm^2$	72.9	6.35	0.38	33.42
Our Design(clock)	64-1024	32	3.13	588	65	246.75	$1.16 \ mm^2$	80.7	1.54	0.16	8.99
Baireddy [2]	64-4096	-	28.14*	514*	90	380.88	0.19 <i>mm</i> <sup>2</sup> *	13.86*	1	1	1

The 64-point async-opt design contains 229k gates, our clocked 454k.

\* For comparison, these designs were scaled to a 65nm process by doubling the frequency and halving the power in the 130nm technology, and multiplying frequency, power and area in the 90nm design by 1.43, 0.7, and 0.49 respectively.

- [1] X. Guan, Y. Fei, and H. Lin, "Hierarchical Design of an Application-Specific Instruction Set Processor for High-Throughput and Scalable FFT Processing" in IEEE *Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 20, No. 3, pp. 551–563, march 2012.
- [2] V. Baireddy, H. Khasnis, and R. Mundhada, "A 64-4096 point FFT/IFFT/Windowing Processor for Multi Standard ADSL/VDSL Applications", in IEEE International symposium on Signals, Systems and Electronics (ISSSE'07), pp. 403–405, 2007.

## **Commercializing Multi-Synchronous ICs**

#### **1.** Timing is a key method of gaining $e\tau^2$ improvement

- Multi-synchronous allows best optimization of design
- Exploit affect of time in our circuits and architectures
- *Relative Timing* supports all time methods & models

#### 2. Utilize best capabilities in industry

- No change plus minimal enhancements to EDA / CAD / flows
- Cell libraries unmodified

#### **3.** Leverage designer's creativity

- Provide familiar design environment
- Enhance modularity and design visibility
- Do not restrict circuits, architectures, flows

### **Multi-Synchronous Wins Big**

- 1. Efficiency in power and performance is new game in town
- 2. We need to think about problems differently
- 3. New timing model is one excellent path to progress
- **4.** Multi-synchronous design gives ave.  $10 \times e\tau^2$  improvement
  - Pentium:  $e\tau^2 = 17.5 \times$
  - FFT:  $e\tau^2 = 16.9 \times$

Design	Energy	Area	Freq.	Latency	Aggregate
Pentium F.E.	2.05	0.85	2.92	2.38	12.11×
64-pt FFT	3.95	2.83	2.07	3.37	77.98×